CN111830340A - Method and device for evaluating performance of relay protection device - Google Patents
Method and device for evaluating performance of relay protection device Download PDFInfo
- Publication number
- CN111830340A CN111830340A CN202010560024.8A CN202010560024A CN111830340A CN 111830340 A CN111830340 A CN 111830340A CN 202010560024 A CN202010560024 A CN 202010560024A CN 111830340 A CN111830340 A CN 111830340A
- Authority
- CN
- China
- Prior art keywords
- protection device
- relay protection
- cpu board
- tested
- board card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 26
- 230000009471 action Effects 0.000 claims abstract description 63
- 238000012360 testing method Methods 0.000 claims abstract description 20
- 230000005284 excitation Effects 0.000 claims description 20
- 238000011156 evaluation Methods 0.000 claims description 12
- 230000003111 delayed effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 9
- 238000004590 computer program Methods 0.000 description 7
- 238000001514 detection method Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 238000004364 calculation method Methods 0.000 description 3
- 239000008358 core component Substances 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 238000010998 test method Methods 0.000 description 3
- 230000007547 defect Effects 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/003—Environmental or reliability tests
Landscapes
- Engineering & Computer Science (AREA)
- Environmental & Geological Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Emergency Protection Circuit Devices (AREA)
Abstract
The invention discloses a method for evaluating the performance of a relay protection device, which measures the action speed performance of the relay protection complete machine device by testing the protection operation time of a CPU board card, and has the advantages of simple method and small test error.
Description
Technical Field
The application relates to the field of power system protection and control, in particular to a method for evaluating the performance of a relay protection device, and also relates to a device for evaluating the performance of the relay protection device.
Background
The examination of the operation speed of the relay protection device is one of the most important indexes for detecting the reliability of the relay protection device.
At present, tests aiming at the action time of a relay protection device are all experiments aiming at a complete machine, and have the following defects:
(1) the relay protection complete machine device is large and heavy, and daily detection is very inconvenient.
(2) The action speed of the whole device is measured, a whole set of experimental environment needs to be built, time and labor are wasted, and the device can be influenced by other factors.
(3) The existing relay protection device non-delay main protection test method has higher requirements on standard source output and switching value interfaces, and has larger measurement error.
Disclosure of Invention
In order to overcome the defects of the prior art, the invention provides a novel evaluation method based on core component detection aiming at the measurement of the action speed of the non-delay main protection of the relay protection device. The action speed performance of the relay protection complete machine device is measured by testing the protection operation time of the CPU board card, the method is simple, and the test error is small.
The application provides a novel evaluation method based on core component detection, which comprises the following steps:
determining the excitation quantity of the relay protection device to be tested;
applying the excitation quantity to a CPU board card of a tested relay protection device, starting protection of the tested relay protection device, and starting operation and counting of the CPU board card;
acquiring a difference value of the counts of the head end and the tail end of the protection start of the tested relay protection device by the CPU board card, and acquiring the time of a non-delay main protection action of the tested relay protection device according to the clock period of the CPU board card and the difference value;
and evaluating the performance of the tested relay protection device according to the non-delay main protection action time.
Preferably, the excitation quantity is 2 times of the setting value of the relay protection device to be tested.
Preferably, obtaining the CPU board card is used to obtain the difference between the counts of the protection start heads and the counts of the protection start tails of the relay protection devices to be tested, and the method includes:
the protection of the relay protection device to be tested is started, and the count X of the CPU board card register at the moment is obtained1，X1Counting the protection starting head end of the CPU board in the tested relay protection device;
after the CPU board card operation is finished, a signal is sent to an exit relay to obtain the count X of the CPU board card register at the moment2，X2Counting the protection starting tail end of the tested relay protection device for the CPU board card;
finding X1And X2And the delta X is the difference value of the counts of the protection starting head and the tail ends of the tested relay protection device.
Preferably, the clock cycle of the CPU board, which is the interval time between two adjacent counts of the CPU board, is recorded as T1。
Preferably, obtaining the time of the non-delayed main protection action of the relay protection device to be tested according to the clock cycle of the CPU board card and the difference includes:
the time T of the main protection action without time delay of the relay protection device to be tested is T1×△X，
T1And the clock period of the CPU board card is shown, and the delta X is the difference value of the counts of the protection starting head end and the protection starting tail end of the tested relay protection device.
Preferably, the evaluating the performance of the relay protection device to be tested according to the non-delay main protection action time includes:
and if the non-delay main protection action time of the tested relay protection device is less than a preset threshold value, the performance of the relay protection device meets the standard requirement.
The application provides a device for evaluating relay protection device performance, includes:
the excitation quantity determining unit is used for determining the excitation quantity of the relay protection device to be tested;
the CPU board card counting unit is used for applying the excitation quantity to a CPU board card of the tested relay protection device, the tested relay protection device is protected and started, and the CPU board card starts to calculate and count;
the action time acquisition unit is used for acquiring the difference value of the counts of the head end and the tail end of the protection start of the tested relay protection device on the CPU board card, and acquiring the non-delay main protection action time of the tested relay protection device according to the clock period of the CPU board card and the difference value;
and the evaluation unit is used for evaluating the performance of the tested relay protection device according to the non-delay main protection action time.
Preferably, the action time acquiring unit includes:
the counting subunit is used for starting the protection of the relay protection device to be tested and acquiring the count X of the CPU board card register at the moment1，X1Counting the protection starting head end of the CPU board in the tested relay protection device;
and the counting subunit sends a signal to the outlet relay after the CPU board card finishes the operation to acquire the count X of the register of the CPU board card at the moment2，X2Counting the protection starting tail end of the tested relay protection device for the CPU board card;
a difference value calculating subunit for calculating X1And X2And the delta X is the difference value of the counts of the protection starting head and the tail ends of the tested relay protection device.
Preferably, the action time acquiring unit includes:
action time obtaining subunit, no-delay main protection action time of tested relay protection deviceT＝T1×△X，T1And the clock period of the CPU board card is shown, and the delta X is the difference value of the counts of the protection starting head end and the protection starting tail end of the tested relay protection device.
Preferably, the evaluation unit includes:
and the evaluation subunit is used for judging that the performance of the relay protection device meets the standard requirement if the non-delay main protection action time of the tested relay protection device is less than a preset threshold value.
Drawings
Fig. 1 is a schematic flow chart of a method for evaluating the performance of a relay protection device provided in the present application;
fig. 2 is a schematic flow chart of calculating the non-delay main protection action time of the relay protection device provided by the present application;
FIG. 3 is a comparison graph of the test results of the differential quick-break action time of the related manufacturers provided by the present application;
FIG. 4 is a comparison graph of the test results of the differential quick-break action time of the related manufacturers provided by the present application;
FIG. 5 is a comparison graph of the test results of the differential quick-break action time of the related manufacturers provided by the present application;
fig. 6 is a schematic diagram of an apparatus for evaluating performance of a relay protection device according to the present application.
Detailed Description
In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present application. This application is capable of implementation in many different ways than those herein set forth and of similar import by those skilled in the art without departing from the spirit of this application and is therefore not limited to the specific implementations disclosed below.
Fig. 1 is a schematic flow chart of a method for evaluating the performance of a relay protection device provided by the present application, and the method provided by the present application is described in detail below with reference to fig. 1.
And step S101, determining the excitation quantity of the relay protection device to be tested.
The detection of the action speed of the non-delay main protection of the relay protection device mainly comprises four parts: the device sampling time, the CPU operation time, the protection anti-error time delay and the relay outlet time. Nowadays, mainstream relay protection manufacturers tend to be consistent in device sampling, protection anti-error delay and relay outlet treatment: through a large number of repeated tests, the sampling time of the device is not more than 5ms under the normal condition; the protection anti-error delay waiting time is about 5ms, and the normal condition of the relay outlet time is not more than 5 ms. The only difference is the difference of the CPU operation time caused by different protection algorithms and different hardware selection types such as the CPU. The standard requires that the main protection action speed does not exceed 20ms, so that the calculation speed of the device is considered to meet the standard requirement only if the calculation time of the CPU is measured to be not more than 5 ms.
According to the detection standard, when the relay protection device is tested without delay main protection action time, twice of the setting value of the device is required to be applied as an excitation quantity (taking a 220kV line protection device as an example, when the differential quick-break setting value is set to be 1A, a standard source is required to apply 2A of excitation to the protection device during the test action time).
And S102, applying the excitation quantity to a CPU board card of the tested relay protection device, starting protection of the tested relay protection device, and starting operation and counting of the CPU board card.
And simulating excitation of a double setting value to be applied to the CPU board card, wherein the device meets the protection starting condition and starts to operate and count.
And step S103, acquiring a difference value of the counts of the head end and the tail end of the protection start of the tested relay protection device by the CPU board card, and acquiring the time of the non-delay main protection action of the tested relay protection device according to the clock period of the CPU board card and the difference value.
The protection of the relay protection device to be tested is started, and the count X of the CPU board card register at the moment is obtained1，X1Counting the protection starting head end of the CPU board in the tested relay protection device; after the CPU board card operation is finished, a signal is sent to an exit relay to obtain the count X of the CPU board card register at the moment2，X2Counting the protection starting tail end of the tested relay protection device for the CPU board card; finding X1And X2The difference value delta X is the protection starting head of the tested relay protection deviceDifference in counts of tail end.
The time T of the main protection action without time delay of the relay protection device to be tested is T1×△X，
T1And the clock period of the CPU board card is shown, and the delta X is the difference value of the counts of the protection starting head end and the protection starting tail end of the tested relay protection device. The clock period of the CPU board card is two interval times of adjacent counting of the CPU board card.
And step S104, evaluating the performance of the relay protection device to be tested according to the non-delay main protection action time.
And if the non-delay main protection action time of the tested relay protection device is less than a preset threshold value, the performance of the relay protection device meets the standard requirement.
The specific application examples are as follows:
and after the relay protection device meets the starting condition, the counter starts counting, the CPU performs operation judgment, and after the action condition is met, the relay is exported. The reading before and after the CPU operation is read through the register, and the protection operation time can be calculated by calculating the difference. The flow of calculating the non-delay main protection action time of the relay protection device is shown in fig. 2.
According to the calculation flow provided by fig. 2, a differential quick-break action time test of the 220kV line protection device is taken as an example. According to the test standard, the device puts into main protection clamp plate and differential quick-break protection control word, and differential quick-break protection definite value is set to be 1A. The line protection devices A, B and C of three manufacturers are examined, and the result of action time is calculated by comparing the traditional test method with the novel test method:
1. the traditional method comprises the following steps: the action time of the device is recorded by the reversal of the action node of the tester;
2. the novel method comprises the following steps: and calculating a difference value through the reading of the register to obtain the CPU operation time.
The differential quick-break operation time test results of the three line protection devices A, B and C from the three manufacturers are shown in fig. 3, 4, and 5, for example.
According to the test result, the differential quick-break action time of the relay protection complete machine device is tested by the traditional method, normally floats between 13ms and 17ms and is not more than 20ms in accordance with the standard regulation; the CPU operation time is tested by using a novel method to check the device action time, and the normal floating is between 2ms and 4ms by using the method.
For qualified products meeting the standard requirements, whether the performance of the products reaches the standard or not is judged by checking whether the CPU operation time is not more than 5ms, so that the method has a general application value.
Based on the same inventive concept, the present application also provides a device for evaluating the performance of a relay protection device, as shown in fig. 6, including:
an excitation amount determining unit 610 for determining the excitation amount of the relay protection device to be tested;
the CPU board counting unit 620 is configured to apply the excitation amount to a CPU board of a tested relay protection device, where protection of the tested relay protection device is started and the CPU board starts to count;
an action time obtaining unit 630, configured to obtain a difference value of counts of the CPU board at the start and end of the protection of the tested relay protection device, and obtain a non-delay main protection action time of the tested relay protection device according to a clock period of the CPU board and the difference value;
and the evaluation unit 640 evaluates the performance of the relay protection device to be tested according to the non-delay main protection action time.
Preferably, the action time acquiring unit includes:
the counting subunit is used for starting the protection of the relay protection device to be tested and acquiring the count X of the CPU board card register at the moment1，X1Counting the protection starting head end of the CPU board in the tested relay protection device;
and the counting subunit sends a signal to the outlet relay after the CPU board card finishes the operation to acquire the count X of the register of the CPU board card at the moment2，X2Counting the protection starting tail end of the tested relay protection device for the CPU board card;
a difference value calculating subunit for calculating X1And X2And the delta X is the difference value of the counts of the protection starting head and the tail ends of the tested relay protection device.
Preferably, the action time acquiring unit includes:
an action time obtaining subunit, a measured relay protection device non-delay main protection action time T ═ T1×△X，T1And the clock period of the CPU board card is shown, and the delta X is the difference value of the counts of the protection starting head end and the protection starting tail end of the tested relay protection device.
Preferably, the evaluation unit includes:
and the evaluation subunit is used for judging that the performance of the relay protection device meets the standard requirement if the non-delay main protection action time of the tested relay protection device is less than a preset threshold value.
The invention provides a novel evaluation method based on core component detection aiming at the measurement of the non-delay main protection action speed of a relay protection device, measures the action speed performance of the relay protection complete machine device by testing the protection operation time of a CPU board card, and has the advantages of simple method and small test error. The test of the macroscopic complete machine device is simplified into board card chip-level examination, and the working difficulty and the workload are greatly reduced.
As will be appreciated by one skilled in the art, embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flow diagrams and/or block diagrams, and combinations of flows and/or blocks in the flow diagrams and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
The present invention is not limited to the above embodiments, and any modifications, equivalent replacements, improvements, etc. made within the spirit and principle of the present invention are included in the scope of the claims of the present invention which are filed as the application.
Claims (10)
1. A method for evaluating the performance of a relay protection device is characterized by comprising the following steps:
determining the excitation quantity of the relay protection device to be tested;
applying the excitation quantity to a CPU board card of a tested relay protection device, starting protection of the tested relay protection device, and starting operation and counting of the CPU board card;
acquiring a difference value of the counts of the head end and the tail end of the protection start of the tested relay protection device by the CPU board card, and acquiring the time of a non-delay main protection action of the tested relay protection device according to the clock period of the CPU board card and the difference value;
and evaluating the performance of the tested relay protection device according to the non-delay main protection action time.
2. The method of claim 1, wherein the excitation amount is 2 times of the setting value of the relay protection device to be tested.
3. The method of claim 1, wherein obtaining the difference between the counts of the CPU board at the start end and the end of the protection of the relay protection device under test comprises:
the protection of the relay protection device to be tested is started, and the count X of the CPU board card register at the moment is obtained1，X1Counting the protection starting head end of the CPU board in the tested relay protection device;
after the CPU board card operation is finished, a signal is sent to an exit relay to obtain the count X of the CPU board card register at the moment2，X2Counting the protection starting tail end of the tested relay protection device for the CPU board card;
finding X1And X2And the delta X is the difference value of the counts of the protection starting head and the tail ends of the tested relay protection device.
4. The method of claim 1, wherein the clock cycle of the CPU board is represented by T, which is the interval between two adjacent counts of the CPU board1。
5. The method of claim 1, wherein obtaining the time of the non-delayed main protection action of the relay protection device under test according to the clock cycle of the CPU board and the difference comprises:
the time T of the main protection action without time delay of the relay protection device to be tested is T1×△X，
T1And the clock period of the CPU board card is shown, and the delta X is the difference value of the counts of the protection starting head end and the protection starting tail end of the tested relay protection device.
6. The method according to claim 1, wherein evaluating the performance of the relay protection device under test according to the non-delay main protection action time comprises:
and if the non-delay main protection action time of the tested relay protection device is less than a preset threshold value, the performance of the relay protection device meets the standard requirement.
7. An apparatus for evaluating performance of a relay protection device, comprising:
the excitation quantity determining unit is used for determining the excitation quantity of the relay protection device to be tested;
the CPU board card counting unit is used for applying the excitation quantity to a CPU board card of the tested relay protection device, the tested relay protection device is protected and started, and the CPU board card starts to calculate and count;
the action time acquisition unit is used for acquiring the difference value of the counts of the head end and the tail end of the protection start of the tested relay protection device on the CPU board card, and acquiring the non-delay main protection action time of the tested relay protection device according to the clock period of the CPU board card and the difference value;
and the evaluation unit is used for evaluating the performance of the tested relay protection device according to the non-delay main protection action time.
8. The apparatus of claim 7, wherein the action time acquiring unit comprises:
the counting subunit is used for starting the protection of the relay protection device to be tested and acquiring the count X of the CPU board card register at the moment1，X1Counting the protection starting head end of the CPU board in the tested relay protection device;
and the counting subunit sends a signal to the outlet relay after the CPU board card finishes the operation to acquire the count X of the register of the CPU board card at the moment2，X2Counting the protection starting tail end of the tested relay protection device for the CPU board card;
a difference value calculating subunit for calculating X1And X2And the delta X is the difference value of the counts of the protection starting head and the tail ends of the tested relay protection device.
9. The apparatus of claim 7, wherein the action time acquiring unit comprises:
an action time obtaining subunit, a measured relay protection device non-delay main protection action time T ═ T1×△X，T1And the clock period of the CPU board card is shown, and the delta X is the difference value of the counts of the protection starting head end and the protection starting tail end of the tested relay protection device.
10. The apparatus of claim 7, wherein the evaluation unit comprises:
and the evaluation subunit is used for judging that the performance of the relay protection device meets the standard requirement if the non-delay main protection action time of the tested relay protection device is less than a preset threshold value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010560024.8A CN111830340A (en) | 2020-06-18 | 2020-06-18 | Method and device for evaluating performance of relay protection device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010560024.8A CN111830340A (en) | 2020-06-18 | 2020-06-18 | Method and device for evaluating performance of relay protection device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111830340A true CN111830340A (en) | 2020-10-27 |
Family
ID=72897830
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010560024.8A Pending CN111830340A (en) | 2020-06-18 | 2020-06-18 | Method and device for evaluating performance of relay protection device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111830340A (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6396279B1 (en) * | 1997-04-04 | 2002-05-28 | Omicron Electronics Gmbh | Method and device for testing differential protection relays or differential protection relay systems |
| CN102098153A (en) * | 2011-01-26 | 2011-06-15 | 北京世源信通科技有限公司 | Method and device for self-synchronizing data acquisition system |
| CN103823972A (en) * | 2014-02-18 | 2014-05-28 | 国网安徽省电力公司 | Method for evaluating and assessing state of relay protection equipment |
| CN104101791A (en) * | 2013-04-11 | 2014-10-15 | 云南电网公司曲靖供电局 | Relay protection device fixed vale automatic test method and system |
| CN106033102A (en) * | 2015-03-13 | 2016-10-19 | 南京南瑞继保工程技术有限公司 | Relay protection test method and system |
| CN108132449A (en) * | 2017-11-15 | 2018-06-08 | 中国电力科学研究院有限公司 | The information standardization automatic check device and method of a kind of relay protection |
-
2020
- 2020-06-18 CN CN202010560024.8A patent/CN111830340A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6396279B1 (en) * | 1997-04-04 | 2002-05-28 | Omicron Electronics Gmbh | Method and device for testing differential protection relays or differential protection relay systems |
| CN102098153A (en) * | 2011-01-26 | 2011-06-15 | 北京世源信通科技有限公司 | Method and device for self-synchronizing data acquisition system |
| CN104101791A (en) * | 2013-04-11 | 2014-10-15 | 云南电网公司曲靖供电局 | Relay protection device fixed vale automatic test method and system |
| CN103823972A (en) * | 2014-02-18 | 2014-05-28 | 国网安徽省电力公司 | Method for evaluating and assessing state of relay protection equipment |
| CN106033102A (en) * | 2015-03-13 | 2016-10-19 | 南京南瑞继保工程技术有限公司 | Relay protection test method and system |
| CN108132449A (en) * | 2017-11-15 | 2018-06-08 | 中国电力科学研究院有限公司 | The information standardization automatic check device and method of a kind of relay protection |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101034409B1 (en) | Determining an actual amount of time a processor consumes in executing a portion of code | |
| CN109344078B (en) | Time performance test method for embedded real-time operating system applying FPGA | |
| CN104572422A (en) | Memory monitoring achievement method based on startup and shutdown of Linux system | |
| CN105718340A (en) | Crontab-based CPU stability test method | |
| CN103853648A (en) | Embedded software performance evaluating hardware auxiliary test device and method | |
| CN103984613A (en) | Method for automatically testing floating point calculation performance of CPU (Central Processing Unit) | |
| CN114443502A (en) | Stability testing method and device based on application program | |
| CN111830340A (en) | Method and device for evaluating performance of relay protection device | |
| CN113468006A (en) | Method and device for testing low power consumption time of solid state disk in and out, computer equipment and storage medium | |
| US20120065906A1 (en) | High throughput semiconductor device testing | |
| CN109901962B (en) | Method and system for testing synchronous mixed pressure of AEP memory under Linux | |
| CN111813632A (en) | CPU power consumption test method, test device, test equipment and storage medium | |
| CN115290165A (en) | Detection method, system and device of ultrasonic water meter | |
| CN105446877A (en) | Method and apparatus for testing power consumption of mobile application | |
| CN112527571B (en) | CPU instruction set coverage rate calculation method and device | |
| CN109471761B (en) | Embedded real-time operating system time performance test system applying FPGA | |
| CN109542793B (en) | Program performance analysis method and device | |
| CN114217262B (en) | Electric energy meter automatic test method based on paravirtualization | |
| CN113220550A (en) | Performance test method and device for flow format software | |
| CN115809171A (en) | Method for judging performance fluctuation of supercomputer | |
| CN108955984B (en) | Principal stress direction judgment method capable of directly indicating direction | |
| CN116467101A (en) | Cabin software stability assessment method and device, electronic equipment and storage medium | |
| CN117236277A (en) | Method and device for checking register and electronic equipment | |
| CN114253780A (en) | Hard disk performance test method and system based on AMD processor | |
| CN116861827A (en) | Method, device, equipment and medium for checking asynchronous reset and synchronous reset |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20201027 |
|
| RJ01 | Rejection of invention patent application after publication |