CN111786676B - Circuit for improving anti-interference performance of analog signal in analog-digital hybrid circuit - Google Patents
Circuit for improving anti-interference performance of analog signal in analog-digital hybrid circuit Download PDFInfo
- Publication number
- CN111786676B CN111786676B CN202010925418.9A CN202010925418A CN111786676B CN 111786676 B CN111786676 B CN 111786676B CN 202010925418 A CN202010925418 A CN 202010925418A CN 111786676 B CN111786676 B CN 111786676B
- Authority
- CN
- China
- Prior art keywords
- analog
- signal
- circuit
- analog signal
- digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
The invention discloses a circuit for improving the anti-interference performance of an analog signal in an analog-digital mixed circuit, wherein the analog-digital mixed circuit comprises an analog signal path, a digital signal path and a return path shared by the analog signal and the digital signal, the input end of the analog signal path is connected with a driving circuit, the output end of the driving circuit is connected with a low-impedance transmission line tightly coupled with the signal path and the return path, and the tail end of the analog signal transmission line is connected with a load capacitor; the load capacitor is placed at the analog signal output terminal. The invention reduces the interference of the ground bounce signal to the analog signal caused by the sharing of the analog return path by the digital return path and reduces the interference of the digital signal crosstalk to the analog signal caused by the overlapping of the digital signal line and the analog signal line.
Description
Technical Field
The invention belongs to the technical field of digital-analog hybrid circuits, and particularly relates to a circuit for improving the anti-interference performance of an analog signal in an analog-digital hybrid circuit.
Background
In electronic systems, a certain length of conductors or a medium between conductors is often used to transmit signals, such as transmission lines, antennas, waveguides, optical fibers, and other transmission media, where the transmission lines include a cable, a microstrip line on a printed board, or a stripline, as shown in fig. 1. The transmission medium is composed of two conductors, one is a signal path, the other is a return path, the narrower conductor in the microstrip line and the strip line is the signal path, and the wider conductor is the return path; the middle core wire of the coaxial cable is a signal path, and the outer shielding wire is a return path. The return path is commonly referred to as "ground", as the cable return path is referred to as "ground", and the return paths of the microstrip lines and striplines are referred to as "ground".
It is generally considered that "ground" will absorb all the current like a black hole, so "ground" has no impedance, no current, no voltage change, is an absolute zero level from the beginning to the end, and the electrical signal propagates on "ground" without delay. In fact, such "thinking" is wrong, especially in high-speed high-frequency electronic systems, a return current which is equal to and opposite to that of a signal path is generated on a return path, the return current propagates in a return path conductor, the impedance of the conductor (note that the resistance of the conductor is not), a voltage drop is generated, and the voltage between two points is also reduced, so that the voltages at two ends of the "ground" are different and the levels are not equal. Furthermore, the transmission of signals on the transmission line is in accordance with the transmission speed of electromagnetic waves on the medium, and is also delayed.
The transmission line can be equivalent to a simple two-line composition of countless small inductors (first-order model), as shown in fig. 2, where the inductance value of each small inductor on the return path of the transmission line is L, and the current isiIf there is no mutual inductance between the small inductors, the induced voltage V generated on each segment of inductor is L × diAnd/dt. The induced voltage V depends on the rate of change of the current and the inductance value, and the transient induced voltage appearing on the return path is commonly referred to as "ground bounce", as in fig. 2 "Vgnd". "ground bounce" tends to be ignored, especially circuitry of the return path design. In circuit design, to solve the cost and reduce the number of layers of printed boards, many signals often share one ground layer, and two or more signal paths are often placed on a return plane (ground layer or power layer). Even if a signal path layer is adjacent to a return plane (a ground layer or a power layer), the return path is often lengthened due to dense vias, so that the return impedance is increased, and the phenomenon of ground bounce is aggravated. Because the level of the digital circuit only has two states of '0' or '1', namely high level or low level, the level tolerance is large, the anti-interference capability is strong, and the normal work of the digital circuit is not influenced by the ground bounce phenomenon generally. However, in some electronic devices, digital and analog circuits are both on one printed board, and in some cases, a digital "ground" (a common return path for digital signals) and an analog "ground" (a common return path for analog signals) are shared (a common return path for digital and analog signals), and a "ground bounce" signal in the digital signal return path may appear in the analog signal return path, as shown in fig. 3. Due to analog signal to common ratioIt is sensitive and therefore the "ground bounce" signal will cause a significant disturbance to the analog signal.
In addition, when the analog signal areas are spatially overlapped and adjacent on the printed board, the digital signals may also cross-talk and interfere with the analog signals.
In summary, in the digital-analog hybrid circuit in which the digital-analog signal shares the ground pin of the connector, it is very necessary to reduce the interference of the digital ground bounce signal and the digital crosstalk signal to the analog signal.
Disclosure of Invention
The invention aims to provide a circuit for improving the anti-interference performance of an analog signal in an analog-digital mixed circuit, which can reduce the interference of a ground bounce signal to the analog signal caused by sharing an analog return path by a digital return path and reduce the interference of digital signal crosstalk to the analog signal caused by the overlapping of digital and analog signal lines.
In order to achieve the purpose, the invention adopts the following technical scheme:
a circuit for improving the anti-interference performance of an analog signal in an analog-digital mixed circuit comprises an analog signal path, a digital signal path and a return path shared by the analog signal and the digital signal, wherein the input end of the analog signal path is connected with a driving circuit, the output end of the driving circuit is connected with a low-impedance transmission line closely coupled with the signal path and the return path, the terminal of the transmission line is connected with a load capacitor, and the load capacitor is positioned at the output end of the analog signal.
Furthermore, the driving circuit comprises an operational amplifier, the input end of the operational amplifier is connected with the input end of the analog signal, the output end of the operational amplifier is connected with the low-impedance transmission line, and the tail end of the low-impedance transmission line is connected with the load capacitor.
Further, the low-resistance transmission line is realized by adopting a strip line or a microstrip line.
Furthermore, the output end of the operational amplifier is also connected with a high-frequency compensation circuit.
The invention has the following beneficial effects:
(1) the driving circuit is added at the forefront end of the input analog signal, so that the output internal resistance of the input analog signal is reduced, and the large-capacity capacitive load can be driven. The load capacitor and the analog signal source are connected with a transmission line with low impedance, and although the transmission line impedance and the load capacitor impedance will form a voltage division on the signal, the voltage division effect is not obvious because the internal resistance of the driving circuit and the transmission line impedance are low.
(2) The analog signal transmission line enters a digital signal area, the return path of the analog signal transmission line and the return path of the digital signal transmission line are inevitably shared and overlapped, and a ground bounce signal of the digital signal on the shared return path is superposed on the analog signal; the larger the common return path impedance is, the larger the ground bounce signal is, and the transmission line impedance and the load capacitance reactance form a voltage division relationship, so that the attenuation of the ground bounce signal on the load capacitance is also larger, and the interference of the digital ground bounce signal on the analog signal is reduced. Similarly, when the analog signal transmission line enters the digital signal area, crosstalk interference may occur due to coupling between the digital signal path and the analog signal path, and since the internal resistance of the crosstalk signal is large and the impedance forms a partial voltage with the impedance of the load capacitor, the attenuation of the crosstalk signal on the load capacitor is also large, so that the interference of the digital crosstalk signal on the analog signal is also reduced.
Drawings
Fig. 1 is a schematic diagram of several transmission line structures in the prior art.
FIG. 2 is a diagram of a model of a transmission line equivalent to two rows of countless small inductors.
FIG. 3 is a schematic diagram of the analog-to-digital hybrid circuit for generating a ground bounce signal.
Fig. 4 is a schematic diagram of a pin signal distribution structure of a product connector.
Fig. 5 is a circuit layout of a product before modification by the present invention (five signal paths, each being identical).
Fig. 6 is a circuit layout diagram of one signal channel in fig. 5, the other channels being the same.
Fig. 7 is an equivalent circuit diagram of a common return path in a digital-to-analog circuit.
FIG. 8 is a diagram of a ground bounce signal simulation at the output of the circuit shown in FIG. 7.
FIG. 9 is a schematic diagram of increasing the load capacitance CLAnd suppressing the ground bounce signal equivalent circuit diagram.
FIG. 10 is a simulation diagram of the "ground bounce" signal at the output of the circuit shown in FIG. 9 (the ground bounce signal is suppressed).
Fig. 11 is an equivalent circuit diagram of crosstalk interference.
Fig. 12 is a simulation diagram of crosstalk signals at the output of the circuit shown in fig. 11.
FIG. 13 is a diagram illustrating the increase of the load capacitance CLAn equivalent circuit diagram for suppressing crosstalk signals.
Fig. 14 is a graph of a simulation of the crosstalk signal at the output of the circuit shown in fig. 13 (crosstalk signal suppressed).
Fig. 15 is a schematic diagram illustrating a principle of voltage division formed by the internal resistance of the signal, the impedance of the transmission line, and the impedance of the load capacitor.
FIG. 16 is a circuit diagram of an analog signal driving circuit according to the present invention.
FIG. 17 is a waveform diagram of an exemplary product analog signal input.
Fig. 18 is a waveform diagram of an analog signal output pin before improvement using an example product of the invention.
Fig. 19 is a waveform diagram of an analog signal output pin modified by the product of the example of the invention.
The labels in the figure are: 10. a modulus common ground pin; 20. an analog signal output pin; 30. a digital signal output pin; 40. an analog signal input terminal; 50. a low impedance transmission line; 60. a drive circuit; 70. a load capacitance; A. an analog signal source; B. a digital signal source.
Detailed Description
According to the circuit for improving the anti-interference capability of the analog signal in the analog-digital mixed circuit, the analog-digital mixed circuit is improved, and the interference signal is suppressed, so that the anti-interference capability of the analog signal is improved.
The analog-digital mixed circuit comprises an analog signal path, a digital signal path and a return path shared by analog signals and digital signals, wherein the input end of the analog signal path is connected with a driving circuit 60, the output end of the driving circuit 60 is connected with a low-impedance transmission line 50 tightly coupled with the signal path and the return path, the tail end of the transmission line is connected with a load capacitor 70, and the load capacitor is positioned at the analog signal output end.
In this embodiment, a product is taken as an example, and the product has five groups of signal channels, and each group of signal channels is similar. The pin diagram of the connector for the interface of the product is shown in fig. 4, which has 96 pins in total, and is connected with 5 analog signal output pins 20, 62 digital signal output pins 30, but only 5 ground pins, which are analog-to-digital common ground pins 10. The internal structure relationship is shown in fig. 5 and 6, in this embodiment, the driving circuit 60 is connected to the area near the analog signal input end, which means that there are no digital signals and other return paths in the area near the analog signal input end, and the interference signals are very few; the output of the analog signal driver circuit 60 is connected to a low impedance transmission line 50 with closely coupled signal and return paths. The load capacitor 70 is connected to the near ground (ground line or ground layer or ground pin) at the analog signal output terminal, and the interference signal impedance and the load capacitor 70 form a filter circuit, so that the interference signals (including ground bounce and crosstalk signals) can be filtered without filtering useful analog signals. Since the internal resistances of the interference signal and the analog signal are different, the internal resistance of the interference signal is large, and the internal resistance of the analog signal is reduced by adding the driving circuit 60.
The equivalent circuit diagram of the common return path in the digital-analog hybrid circuit can be simplified as shown in fig. 7, wherein a represents an analog signal source for generating an analog signal; b denotes a digital signal source for generating a digital signal. Because the analog signal path and the return path are tightly coupled, the analog signal current and the return current generate electromagnetism to cancel each other, and the transmission line transmits the analog signal and shows two tightly coupled inductors LCMTwo inductors LCMThe medium current generates electromagnetism to cancel each other, the sensing impedance of the analog signal is very small, and the generated ground bounce signal is very small. When the digital signal shares the analog signal return path, the signal return path cannot be tightly coupled with the digital signal path because the signal return path is tightly coupled with the analog signal (the digital return path and the signal path may be on different printed circuit boardsOn layer), the digital signal current and the return path current cannot completely cancel each other, and the signal path and the return path appear as two inductances LDM. Assuming that the rising edge of the digital signal is 1ns and the level is 3.3V; inductor LDMTaking 5 nH; digital load RLAAnd an analog load RLDThe input impedance of the external module is assumed to be high impedance of 1000 omega, and when the analog signal source A does not output, the ground bounce generated by the analog digital signal is generated at the analog output end VAThe noise voltage at the "and" GND "terminal is about 30mV, as shown in fig. 8. If a plurality of paths of digital signals generate ground bounce and are simultaneously superposed on the output end of the analog signal, serious interference is caused to the analog signal.
This embodiment is implemented at the analog output terminal "VAThe ' and ' GND ' end is connected in parallel with a load capacitor CLAs shown in fig. 9. The load capacitor and inductor LDMAn LC filter is formed to suppress the interference signal generated by the ground bounce, and FIG. 10 shows a load capacitor CLThe simulation graph is 1000pF, so that the noise signal is suppressed from about 30mV to only about 2.6mV, and the noise is suppressed to one tenth of the original noise signal, thereby effectively reducing the interference of ground bounce to the analog signal and improving the anti-interference capability of the analog signal.
In a digital-to-analog hybrid circuit, a digital signal may be coupled to an analog signal through various paths to form crosstalk interference signals, and these paths may be equivalent to crosstalk impedance ZCrosstalkAs shown in fig. 11, two transmission lines with a spacing of 0.25mm and a coupling length of 5.0mm are provided, and when the rising edge of the attack line (digital signal) is 1ns and the level is 3.3V, a crosstalk interference signal appears on the victim line (analog signal) and appears at the analog output terminal "VAThe noise voltage at the "and" GND "terminal is about 17mV, and the simulation diagram is shown in fig. 12, which is also at the analog output terminal" VAThe ' and ' GND ' end is connected in parallel with a load capacitor CLThe cross-talk interference signal can be suppressed, as shown in FIG. 13, and the load capacitance CLCapacitive reactance ZCLAnd crosstalk impedance ZCrosstalkThe crosstalk signal is divided (filtered) to suppress the crosstalk interference signal. FIG. 14 shows a load capacitor CLFor 1000pF simulation, noise signal is visibleThe number is suppressed from about 17mV to only about 1.1mV, and the noise is suppressed to about one-fifteenth of the original number, thereby effectively reducing the interference of crosstalk signals to analog signals.
In the digital-analog hybrid circuit, the driving circuit 60 is added to the analog signal input end, and the load capacitor 70 (the capacitance value of the load capacitor is 1000pF in this embodiment) is added between the end of the analog signal output and the nearest ground (the digital-analog common return path pin), and the driving circuit 60 and the load capacitor 70 are connected by the low-impedance transmission line 50, so that the interference of the digital ground bounce signal and the crosstalk signal to the analog signal can be effectively reduced, and the anti-interference capability of the analog signal can be improved. Internal resistance Z of signal sourceSAnd transmission line impedance ZTAnd the load capacitance impedance ZLCThe signal is divided, as shown in fig. 15, so that the signal with larger internal resistance is attenuated; in addition, when the transmission line ZTAt larger, the signal is also significantly attenuated. When the internal resistance Z of the analog signal is inputS When large, the load capacitance CLThe analog signal can even be completely attenuated. Therefore, the analog signal input terminal needs to add the driving circuit 60 to minimize the internal resistance of the analog signal, and the driving circuit 60 must be connected to the low impedance transmission line 50. As shown in fig. 16, in the driving circuit 60, one end of a resistor R1 in the driving circuit 60 is connected to an analog signal input end, and the other end is connected to the input anode of the operational amplifier U1; the operational amplifier Output (OUT) is divided into two parts, one is connected with R3, and the other is connected with the low-impedance transmission line 50 and the load capacitor CLConnecting; r3 is connected with the negative pole of the operational amplifier, C1 and R2 to form negative feedback and compensate the high-frequency loss of analog signals; c1, R2 and R3 form a boost analog high-frequency signal amplification amount to compensate the attenuation of the analog high-frequency signal (although the operation amplification internal resistance is small, the load capacitor CLIs large, an RC filtering effect is also formed on the high frequency signal). The layout of the driving circuit is critical and must be in a non-interfering signal area, such as a non-digital return path area and a non-digital crosstalk area, or the interfering signals may be driven together. Because the interference signal after driving can be equivalent to a signal source with low internal resistance, the load capacitor CLIt cannot be suppressed and filtered out. The driver circuit 60 is placed as close as possible to the analog signal input, as shown in FIG. 6As shown. Fig. 17 is a waveform diagram of an analog signal input terminal of a product, which shows that there is no much noise, and fig. 18 is a diagram of a signal on an analog signal output pin of a connector which is not improved by the present invention, which shows that a large amount of noise is superimposed on an output analog signal. Fig. 19 shows the signals on the analog signal output pins of the connector improved by the present invention, the visible noise signals are effectively suppressed, and the anti-interference capability of the analog signals is improved.
The above description is only a preferred embodiment of the present invention, but the scope of the present invention is not limited thereto, and any modification and replacement based on the technical solution and inventive concept provided by the present invention should be covered within the scope of the present invention.
Claims (4)
1. A circuit for improving the immunity of an analog signal to interference in an analog-to-digital hybrid circuit, the analog-to-digital hybrid circuit including an analog signal path, a digital signal path, and a return path common to both the analog signal and the digital signal, the circuit comprising: the analog signal input end in the region without the digital signal and the return path is connected with a driving circuit, the output end of the driving circuit is connected with a low-impedance transmission line tightly coupled with the return path and the signal path, the low-impedance transmission line is connected with a load capacitor, and the load capacitor is positioned between the tail end of the analog signal output and the return path shared by the analog signal and the digital signal.
2. The circuit of claim 1, wherein the circuit is configured to improve the immunity of analog signals to interference in the analog-to-digital hybrid circuit, and further configured to: the driving circuit comprises an operational amplifier, wherein the input end of the operational amplifier is connected with the foremost end of the analog signal input, the output end of the operational amplifier is connected with a low-impedance transmission line, and a load capacitor is connected to the low-impedance transmission line.
3. A circuit for improving the immunity of analog signals to interference in an analog-to-digital hybrid circuit as claimed in claim 1 or 2, wherein: the low-impedance transmission line is realized by a strip line or a microstrip line.
4. The circuit of claim 2, wherein the circuit is configured to improve the immunity of analog signals to interference in the analog-to-digital hybrid circuit, and further configured to: the output end of the operational amplifier is also connected with a high-frequency compensation circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010925418.9A CN111786676B (en) | 2020-09-07 | 2020-09-07 | Circuit for improving anti-interference performance of analog signal in analog-digital hybrid circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010925418.9A CN111786676B (en) | 2020-09-07 | 2020-09-07 | Circuit for improving anti-interference performance of analog signal in analog-digital hybrid circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111786676A CN111786676A (en) | 2020-10-16 |
| CN111786676B true CN111786676B (en) | 2020-12-01 |
Family
ID=72761803
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010925418.9A Active CN111786676B (en) | 2020-09-07 | 2020-09-07 | Circuit for improving anti-interference performance of analog signal in analog-digital hybrid circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111786676B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0664513A1 (en) * | 1994-01-24 | 1995-07-26 | Advanced Micro Devices, Inc. | Integrated SCSI and ethernet controller on PCI local bus |
| US7801256B2 (en) * | 2006-06-12 | 2010-09-21 | Ciena Corporation | Method and apparatus to cancel interference over a group of signals |
| CN101977055A (en) * | 2010-11-12 | 2011-02-16 | 上海华岭集成电路技术股份有限公司 | Method for testing connection state between digital site and analog site of analog-to-digital converter |
| CN102281066A (en) * | 2011-04-15 | 2011-12-14 | 上海迦美信芯通讯技术有限公司 | Frequency synthesizer applied to binary channel and multi-mode radio frequency receiver |
| CN103294441A (en) * | 2005-11-26 | 2013-09-11 | 沃福森微电子股份有限公司 | Audio device |
| CN104076857A (en) * | 2014-07-18 | 2014-10-01 | 周国文 | Improved mixed-signal circuit |
| CN111490790A (en) * | 2020-05-18 | 2020-08-04 | 北京维盛新仪科技有限公司 | High-input-impedance multichannel data acquisition vector sensor |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2541325B2 (en) * | 1989-12-12 | 1996-10-09 | 三菱電機株式会社 | Output buffer circuit |
| EP0798885A2 (en) * | 1996-03-26 | 1997-10-01 | Siemens Aktiengesellschaft | Circuit for coupling an analog transmission line to a digital transmission line |
| CN100512014C (en) * | 2005-04-05 | 2009-07-08 | 中兴通讯股份有限公司 | Circuit for reducing working noise of analog digital conversion system |
| US7852057B2 (en) * | 2007-10-02 | 2010-12-14 | Mediatek Inc. | DC-DC converter |
| WO2012103853A2 (en) * | 2012-04-17 | 2012-08-09 | 华为技术有限公司 | Signal receiving and sending methods, transmitter, receiver, and system thereof |
| CN103336457B (en) * | 2013-07-20 | 2015-07-29 | 青岛歌尔声学科技有限公司 | For eliminating the circuit control system of ground noise of electronic equipment |
-
2020
- 2020-09-07 CN CN202010925418.9A patent/CN111786676B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0664513A1 (en) * | 1994-01-24 | 1995-07-26 | Advanced Micro Devices, Inc. | Integrated SCSI and ethernet controller on PCI local bus |
| CN103294441A (en) * | 2005-11-26 | 2013-09-11 | 沃福森微电子股份有限公司 | Audio device |
| US7801256B2 (en) * | 2006-06-12 | 2010-09-21 | Ciena Corporation | Method and apparatus to cancel interference over a group of signals |
| CN101977055A (en) * | 2010-11-12 | 2011-02-16 | 上海华岭集成电路技术股份有限公司 | Method for testing connection state between digital site and analog site of analog-to-digital converter |
| CN102281066A (en) * | 2011-04-15 | 2011-12-14 | 上海迦美信芯通讯技术有限公司 | Frequency synthesizer applied to binary channel and multi-mode radio frequency receiver |
| CN104076857A (en) * | 2014-07-18 | 2014-10-01 | 周国文 | Improved mixed-signal circuit |
| CN111490790A (en) * | 2020-05-18 | 2020-08-04 | 北京维盛新仪科技有限公司 | High-input-impedance multichannel data acquisition vector sensor |
Non-Patent Citations (2)
| Title |
|---|
| Overview of Power Integrity Solutions on Package and PCB: Decoupling and EBG Isolation;Tzong-Lin Wu 等;《IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY》;20100531;第52卷(第2期);第346-356页 * |
| 基于LVDS总线的信号采集模块的设计与实现;王增刚;《中国优秀硕士学位论文全文数据库 信息科技辑》;20111015;正文第45-57页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111786676A (en) | 2020-10-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10194524B1 (en) | Anti-pad for signal and power vias in printed circuit board | |
| KR101604629B1 (en) | High-speed connector with multi-stage compensation | |
| CN100531511C (en) | Printed circuit board with improved differential via | |
| US5432484A (en) | Connector for communication systems with cancelled crosstalk | |
| US8047879B2 (en) | Printed wiring boards and communication connectors having series inductor-capacitor crosstalk compensation circuits that share a common inductor | |
| US8049118B2 (en) | Printed circuit board | |
| US8907748B2 (en) | Common-mode suppression filter for microstrip 10-Gb/s differential lines | |
| CN101378618B (en) | Printed circuit board | |
| US20090224798A1 (en) | Printed circuit board and differential signaling structure | |
| KR20110044772A (en) | Communications connector with multi-stage compensation | |
| US7667980B2 (en) | Printed circuit boards for countering signal distortion | |
| US6995629B2 (en) | Center-tap termination circuit and printed circuit board having the same | |
| US6016083A (en) | Electronic circuit apparatus for suppressing electromagnetic radiation | |
| CN110622402A (en) | Network port filter and network equipment | |
| CN111786676B (en) | Circuit for improving anti-interference performance of analog signal in analog-digital hybrid circuit | |
| US20120048599A1 (en) | Method and Device for Differential Signal Channel Length Compensation in Electronic System | |
| CN210157155U (en) | Network port filter and network equipment | |
| KR100712169B1 (en) | A circuit that taps a differential signal | |
| CN110913570A (en) | High-performance information processing and interface method | |
| US20160276091A1 (en) | Inductors for circuit board through hole structures | |
| Balakrishnan et al. | Crosstalk and EMI reduction using enhanced guard trace technique | |
| US9894752B2 (en) | Inductors for circuit board through hole structures | |
| CN109688693B (en) | PCB, PCB based on data transmission radio station and data transmission radio station | |
| CN114302554B (en) | PCB (printed circuit board) capable of improving integrity of cross-split signals based on capacitance and layout method thereof | |
| CN215186694U (en) | Circuit for inhibiting PCB wiring crosstalk |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |