CN111756244A - Two-stage conversion circuit - Google Patents
Two-stage conversion circuit Download PDFInfo
- Publication number
- CN111756244A CN111756244A CN202010757942.XA CN202010757942A CN111756244A CN 111756244 A CN111756244 A CN 111756244A CN 202010757942 A CN202010757942 A CN 202010757942A CN 111756244 A CN111756244 A CN 111756244A
- Authority
- CN
- China
- Prior art keywords
- conversion circuit
- circuit
- stage
- conversion
- parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/487—Neutral point clamped inverters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0083—Converters characterised by their input or output configuration
- H02M1/009—Converters characterised by their input or output configuration having two or more independently controlled outputs
Abstract
The application discloses a two-stage conversion circuit, which reduces the circuit control complexity. The front stage of the two-stage conversion circuit is one or more DC/DC conversion circuits with parallel outputs, the rear stage is one or more DC/AC conversion circuits with parallel inputs, and the front stage and the rear stage are connected together through a middle direct current bus; the DC/DC conversion circuit adopts a capacitance clamp type multi-level DC/DC conversion circuit topology, and the level number is more than or equal to 3; the DC/AC conversion circuit adopts a capacitance clamp type multi-level DC/AC conversion circuit topology, and the level number is more than or equal to 3; one or more bus capacitors are arranged on the middle direct current bus, and the plurality of bus capacitors are connected in series, in parallel or in a series-parallel combination manner.
Description
Technical Field
The invention relates to the technical field of power electronics, in particular to a two-stage conversion circuit.
Background
Fig. 1 and 2 show two typical two-stage conversion circuits, the former stage is a DC/DC conversion circuit, the latter stage is a DC/AC conversion circuit, and the former and latter stages are connected together through an intermediate DC bus. In fig. 1, the front stage DC/DC conversion circuit adopts a capacitance-clamped three-level DC/DC conversion circuit topology, and the rear stage DC/AC conversion circuit adopts a diode-clamped three-level DC/AC conversion circuit topology. In fig. 2, the front stage DC/DC conversion circuit adopts a symmetrical DC/DC conversion circuit topology, and the rear stage DC/AC conversion circuit adopts a capacitance-clamped three-level DC/AC conversion circuit topology.
However, fig. 1 and 2 have a common technical drawback that a plurality of bus capacitors are required to be connected in series on the intermediate dc bus to form a midpoint leading end, and the midpoint leading end is further connected to a circuit at a previous stage or a subsequent stage to clamp a half bus voltage. Therefore, in the operation process of the two-stage conversion circuit structure, the problem of unbalanced bus midpoint potential is difficult to avoid in the middle direct current bus, so that bus midpoint potential balance control must be carried out in real time, and the circuit control complexity is high.
Disclosure of Invention
In view of the above, the present invention provides a two-stage conversion circuit to reduce the circuit control complexity.
A two-stage conversion circuit, its front stage is one or more DC/DC conversion circuits whose outputs are parallel, the back stage is one or more DC/AC conversion circuits whose inputs are parallel, the front and back stages are connected together by intermediate DC bus;
the DC/DC conversion circuit adopts a capacitance clamp type multi-level DC/DC conversion circuit topology, and the level number is more than or equal to 3; the DC/AC conversion circuit adopts a capacitance clamp type multi-level DC/AC conversion circuit topology, and the level number is more than or equal to 3;
one or more bus capacitors are arranged on the middle direct current bus, and the plurality of bus capacitors are connected in series, in parallel or in a series-parallel combination manner.
Optionally, the inputs of the plurality of DC/DC conversion circuits with parallel outputs are independent of each other, or the inputs of the plurality of DC/DC conversion circuits with parallel outputs are parallel.
Optionally, the outputs of the plurality of DC/AC converting circuits with parallel inputs are independent of each other, or the outputs of the plurality of DC/AC converting circuits with parallel inputs are parallel.
Optionally, the DC/DC conversion circuit is: a boost circuit, a buck circuit or a buck-boost circuit.
Optionally, the DC/AC conversion circuit is: a three-phase circuit or a single-phase circuit.
Optionally, the three-phase circuit is a three-phase three-wire system circuit or a three-phase four-wire system circuit.
Optionally, the controllable semiconductor switch in the two-stage conversion circuit is an insulated gate bipolar transistor IGBT, a metal oxide semiconductor field effect transistor MOSFET, or a gallium nitride GaN device.
Optionally, each DC/DC conversion circuit is individually used as a main circuit of the power electronic device, or all DC/DC conversion circuits jointly form a main circuit of the power electronic device;
each DC/AC conversion circuit individually functions as a main circuit of one power electronic device, or all DC/AC conversion circuits collectively constitute a main circuit of one power electronic device.
Optionally, the two-stage conversion circuit is integrally used as a main circuit of the power electronic device.
Optionally, one bridge arm circuit of the DC/AC conversion circuit includes: at least one inductor, at least one clamping capacitor and at least four controllable semiconductor switches;
the DC/DC conversion circuit includes: at least one inductor, at least one clamping capacitor, at least 2 controllable semiconductor switches and at least 2 diodes.
According to the technical scheme, the DC/DC conversion circuit and the DC/AC conversion circuit are both formed by adopting capacitance clamp type multi-level circuits, the circuit structure allows one or more bus capacitors to be adopted on the middle direct current bus, and a third line except a positive bus and a negative bus is not required to be led out to the front-stage circuit or the rear-stage circuit on the middle direct current bus, so that the problem of unbalanced bus midpoint potential caused by the fact that the front-stage circuit or the rear-stage circuit is connected to the bus midpoint does not exist, bus midpoint potential balance control is not required, and the circuit control complexity is reduced.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a schematic diagram of a topology of a two-stage conversion circuit disclosed in the prior art;
FIG. 2 is a schematic diagram of a topology of another two-stage conversion circuit disclosed in the prior art;
FIG. 3 is a schematic diagram of a two-stage conversion circuit topology according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a topology of another two-stage conversion circuit according to an embodiment of the present invention;
FIG. 5 is a schematic diagram of a topology of another two-stage conversion circuit according to an embodiment of the present invention;
FIG. 6 is a schematic diagram of a two-stage conversion circuit topology satisfying FIG. 3;
FIG. 7 is a schematic diagram of another two-stage conversion circuit topology satisfying FIG. 3;
fig. 8 is a schematic diagram of another two-stage conversion circuit topology satisfying fig. 3.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 3, an embodiment of the present invention discloses a two-stage conversion circuit, where a front stage is one or more DC/DC conversion circuits with parallel outputs, a rear stage is one or more DC/AC conversion circuits with parallel inputs (fig. 3 only takes a front stage as one DC/DC conversion circuit and a rear stage as one DC/AC conversion circuit as an example), and the front stage and the rear stage are connected together through an intermediate DC bus;
the DC/DC conversion circuit adopts a capacitance clamp type multi-level DC/DC conversion circuit topology, and the level number is more than or equal to 3;
the DC/AC conversion circuit adopts a capacitance clamp type multi-level DC/AC conversion circuit topology, and the level number is more than or equal to 3;
one or more bus capacitors are arranged on the intermediate direct current bus, and the plurality of bus capacitors are connected in series, in parallel or in a combination of series and parallel (fig. 3 only takes the intermediate direct current bus as an example).
In the embodiment of the invention, the DC/DC conversion circuit and the DC/AC conversion circuit are both formed by adopting a capacitance clamp type multi-level circuit, the circuit structure allows only one bus capacitor or a plurality of bus capacitors to be used on the middle direct current bus, and a circuit that a third line except a positive bus and a negative bus is led out to a front stage or a rear stage is not needed on the middle direct current bus (namely, the middle direct current bus is connected to a front-stage circuit or a rear-stage circuit only through the positive bus and the negative bus), so the problem of unbalanced bus midpoint potential caused by the connection of the front-stage circuit or the rear-stage circuit to the bus midpoint does not exist, the bus midpoint potential balance control is not needed, and the circuit control complexity is reduced.
Moreover, compared with the diode clamp type three-level DC/AC conversion circuit in fig. 1, the capacitor clamp type three-level DC/AC conversion circuit in fig. 3 saves the number of diodes, simplifies the circuit, reduces the volume of the heat sink for dissipating heat of the diodes, and improves the power density; on the other hand, since the current surge resistance of the clamp capacitor is higher than that of the diode, the current resistance of the entire circuit in fig. 3 is also improved.
In addition, in the application where the outputs of a plurality of preceding-stage DC/DC conversion circuits are required to be connected in parallel, if the outputs of a plurality of symmetrical DC/DC conversion circuits in fig. 2 are connected in parallel, the problem of non-uniform current is difficult to avoid among the symmetrical DC/DC conversion circuits because diodes and inductance devices are connected in series to the negative electrodes of the symmetrical DC/DC conversion circuits, and when the outputs of a plurality of capacitance-clamped multi-level DC/DC conversion circuits are connected in parallel in fig. 3, no device is connected in series to the negative electrodes of the capacitance-clamped multi-level DC/DC conversion circuits, so the problem of non-uniform current is not caused.
In addition, it should be noted that, because the equivalent capacitance value of the capacitors connected in series is reduced, compared with the case that a plurality of bus capacitors connected in series are arranged on the intermediate dc bus, the embodiment of the present invention recommends that one or more bus capacitors connected in parallel are arranged on the intermediate dc bus, so that a bus capacitor with a smaller capacity can be used instead under the condition that the original equivalent capacitance value is not changed, and the cost is lower.
Optionally, when the current stage is a DC/DC conversion circuit with a plurality of outputs connected in parallel: the inputs of the plurality of DC/DC conversion circuits with parallel outputs are independent of each other, for example, as shown in FIG. 4; alternatively, the inputs of the DC/DC conversion circuits having the plurality of outputs connected in parallel are connected in parallel, for example, as shown in fig. 5.
Optionally, in any of the embodiments disclosed above, when the subsequent stage is a DC/AC conversion circuit with a plurality of inputs connected in parallel: the outputs of the plurality of DC/AC conversion circuits with parallel inputs are independent of each other, such as shown in fig. 4; alternatively, the outputs of the plurality of DC/AC conversion circuits with their inputs connected in parallel are connected in parallel, for example, as shown in fig. 5.
Alternatively, in any of the embodiments disclosed above, the DC/AC conversion circuit may be a three-phase circuit or a single-phase circuit, as distinguished by the number of phases.
Optionally, the three-phase circuit is a three-phase three-wire system circuit or a three-phase four-wire system circuit.
Optionally, in any of the embodiments disclosed above, the DC/DC conversion circuit may be a voltage boosting circuit, a voltage reducing circuit, or a voltage boosting and reducing circuit, which is not limited to the above embodiments.
Fig. 6 only exemplifies a three-level boost converter circuit with one capacitor clamp at the front stage and a three-level single-phase DC/AC converter circuit with one capacitor clamp at the rear stage.
As shown in fig. 6, the capacitance-clamped three-level boost converter circuit includes diodes D1-D2, controllable semiconductor switches Q1-Q2, a clamping capacitor C1, and an inductor L1, wherein:
one end of the inductor L1 is connected with the input anode of the DC/DC conversion circuit, and the other end is connected with the anode of the diode D2 and the electric energy input end of the controllable semiconductor switch Q1;
one end of the clamping capacitor C1 is connected with the power output end of the controllable semiconductor switch Q1 and the power input end of the controllable semiconductor switch Q2; the other end of the clamping capacitor C1 is connected with the cathode of the diode D2 and the anode of the diode D1;
the cathode of the diode D1 is connected with the output anode of the DC/DC conversion circuit;
the power output end of the controllable semiconductor switch Q2 is connected with the output negative pole and the input negative pole of the local DC/DC conversion circuit.
Still referring to fig. 6, the capacitance-clamped three-level single-phase DC/AC conversion circuit includes controllable semiconductor switches Q3-Q6, a clamping capacitor C2, and an inductor L2, wherein:
the power input end of the controllable semiconductor switch Q3 is connected with the input anode of the local DC/AC conversion circuit;
the power output end of the controllable semiconductor switch Q6 is connected with the input cathode of the DC/AC conversion circuit;
one end of the clamping capacitor C2 is connected with the power output end of the controllable semiconductor switch Q3 and the power input end of the controllable semiconductor switch Q4; the other end of the clamping capacitor C2 is connected with the power output end of the controllable semiconductor switch Q5 and the power input end of the controllable semiconductor switch Q6;
one end of the inductor L2 is connected with the power output end of the controllable semiconductor switch Q4 and the power input end of the controllable semiconductor switch Q5; the other end of the inductor L2 is connected with the alternating current output end of the DC/AC conversion circuit.
Fig. 7 only takes as an example a three-level buck-boost conversion circuit with one capacitor clamp at the front stage and a three-level single-phase DC/AC conversion circuit with one capacitor clamp at the rear stage.
As shown in fig. 7, the capacitance-clamped three-level buck-boost converting circuit includes controllable semiconductor switches Q7-Q10, a clamping capacitor C3 and an inductor L3, wherein:
one end of the inductor L3 is connected with the input anode of the DC/DC conversion circuit, and the other end is connected with the electric energy output end of the controllable semiconductor switch Q8 and the electric energy input end of the controllable semiconductor switch Q9;
one end of the clamping capacitor C3 is connected with the power output end of the controllable semiconductor switch Q7 and the power input end of the controllable semiconductor switch Q8; the other end of the clamping capacitor C3 is connected with the power output end of the controllable semiconductor switch Q9 and the power input end of the controllable semiconductor switch Q10;
the power input end of the controllable semiconductor switch Q7 is connected with the output anode of the local DC/DC conversion circuit;
the power output end of the controllable semiconductor switch Q10 is connected with the input negative pole and the output negative pole of the local DC/DC conversion circuit.
Fig. 8 is an example of only a three-level boost converter circuit with one capacitor clamp at the front stage and a five-level single-phase DC/AC converter circuit with one capacitor clamp at the rear stage.
As shown in fig. 8, the capacitance-clamped five-level single-phase DC/AC conversion circuit includes controllable semiconductor switches Q11-Q16, clamping capacitors C4-C5, and an inductor L4, wherein:
the power input end of the controllable semiconductor switch Q11 is connected with the input anode of the local DC/AC conversion circuit;
the power output end of the controllable semiconductor switch Q16 is connected with the input cathode of the DC/AC conversion circuit;
one end of the clamping capacitor C4 is connected with the power output end of the controllable semiconductor switch Q11 and the power input end of the controllable semiconductor switch Q12; the other end of the clamping capacitor C4 is connected with the power output end of the controllable semiconductor switch Q15 and the power input end of the controllable semiconductor switch Q16;
one end of the clamping capacitor C5 is connected with the power output end of the controllable semiconductor switch Q12 and the power input end of the controllable semiconductor switch Q13; the other end of the clamping capacitor C5 is connected with the power output end of the controllable semiconductor switch Q14 and the power input end of the controllable semiconductor switch Q15;
one end of the inductor L4 is connected to the power output end of the controllable semiconductor switch Q13 and the power input end of the controllable semiconductor switch Q14, and the other end of the inductor L4 is connected to the alternating current output end of the DC/AC conversion circuit.
When the DC/AC conversion circuit is a capacitance clamping type three-level single-phase DC/AC conversion circuit, the used devices are minimum, so that one bridge arm circuit of the DC/AC conversion circuit comprises: the circuit comprises at least one inductor, at least one clamping capacitor and at least four switching tubes.
And the DC/DC conversion circuit includes: at least one inductor, at least one clamping capacitor, at least two controllable semiconductor switches and at least two diodes.
Optionally, in any of the embodiments disclosed above, the controllable Semiconductor switch in the two-stage conversion circuit may be an IGBT (Insulated Gate Bipolar Transistor), a MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor), or a GaN (gallium nitride) device, but is not limited thereto.
When the controllable semiconductor switch is an MOSFET, the electrical energy input end of the controllable semiconductor switch is the drain electrode of the MOSFET, and the electrical energy output end of the controllable semiconductor switch is the source electrode of the MOSFET. When the controllable semiconductor switch is an IGBT, the electric energy input end of the controllable semiconductor switch is a collector electrode of the IGBT, and the electric energy output end of the controllable semiconductor switch is an emitter electrode of the IGBT. When the controllable semiconductor switch is GaN, the electric energy input end of the controllable semiconductor switch is the drain electrode of GaN, and the electric energy output end of the controllable semiconductor switch is the source electrode of GaN.
Optionally, in any of the embodiments disclosed above, each DC/DC conversion circuit individually serves as a main circuit of a power electronic device, or all DC/DC conversion circuits jointly constitute a main circuit of a power electronic device; each DC/AC conversion circuit individually functions as a main circuit of one power electronic device, or all DC/AC conversion circuits collectively constitute a main circuit of one power electronic device. Taking the application to a photovoltaic power generation system as an example, then: each DC/DC conversion circuit is independently used as a main circuit of a power optimizer, or all DC/DC conversion circuits jointly form the main circuit of the power optimizer; each DC/AC conversion circuit is independently used as a main circuit of a photovoltaic inverter, or all DC/AC conversion circuits jointly form the main circuit of the photovoltaic inverter. That is, the front stage and the rear stage of the two-stage conversion circuit are subordinate to different power electronic devices.
Alternatively, in any of the embodiments disclosed above, the two-stage conversion circuit is entirely a main circuit of a power electronic device. Taking the application to a photovoltaic power generation system as an example, then: the whole two-stage conversion circuit is used as a main circuit of the two-stage photovoltaic inverter. That is, the front stage and the rear stage of the two-stage conversion circuit are subordinate to the same power electronic device, and both the front stage and the rear stage of the two-stage conversion circuit are mounted inside the case of the power electronic device.
The embodiments in the present description are described in a progressive manner, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other.
The terms "first," "second," and the like in the description and in the claims, and in the drawings, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, the use of the verb "comprise a" to define an element does not exclude the presence of another, identical element in a process, method, article, or apparatus that comprises the element.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the embodiments. Thus, the present embodiments are not intended to be limited to the embodiments shown herein but are to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (10)
1. A two-stage conversion circuit is characterized in that the front stage is provided with one or more DC/DC conversion circuits with parallel outputs, the rear stage is provided with one or more DC/AC conversion circuits with parallel inputs, and the front stage and the rear stage are connected together through a middle direct current bus;
the DC/DC conversion circuit adopts a capacitance clamp type multi-level DC/DC conversion circuit topology, and the level number is more than or equal to 3; the DC/AC conversion circuit adopts a capacitance clamp type multi-level DC/AC conversion circuit topology, and the level number is more than or equal to 3;
one or more bus capacitors are arranged on the middle direct current bus, and the plurality of bus capacitors are connected in series, in parallel or in a series-parallel combination manner.
2. A two-stage conversion circuit according to claim 1, wherein the inputs of the plurality of DC/DC conversion circuits whose outputs are connected in parallel are independent of each other, or the inputs of the plurality of DC/DC conversion circuits whose outputs are connected in parallel.
3. The two-stage conversion circuit according to claim 1, wherein outputs of the plurality of input-parallel DC/AC conversion circuits are independent of each other, or outputs of the plurality of input-parallel DC/AC conversion circuits are parallel.
4. A two-stage conversion circuit according to claim 1, wherein said DC/DC conversion circuit is: a boost circuit, a buck circuit or a buck-boost circuit.
5. A two-stage conversion circuit according to claim 1, wherein said DC/AC conversion circuit is: a three-phase circuit or a single-phase circuit.
6. A two-stage conversion circuit according to claim 5, wherein the three-phase circuit is a three-phase three-wire circuit or a three-phase four-wire circuit.
7. A two-stage inverter circuit according to claim 1, wherein the controllable semiconductor switches in the two-stage inverter circuit are insulated gate bipolar transistors, IGBTs, MOSFETs or gallium nitride GaN devices.
8. A two-stage conversion circuit according to claim 1, wherein each DC/DC conversion circuit is used alone as a main circuit of a power electronic device, or all DC/DC conversion circuits together constitute a main circuit of a power electronic device;
each DC/AC conversion circuit individually functions as a main circuit of one power electronic device, or all DC/AC conversion circuits collectively constitute a main circuit of one power electronic device.
9. A two-stage conversion circuit according to claim 1, characterized in that the whole of the two-stage conversion circuit is a main circuit of a power electronic device.
10. A two-stage conversion circuit according to claim 1, wherein one leg circuit of the DC/AC conversion circuit comprises: at least one inductor, at least one clamping capacitor and at least four controllable semiconductor switches;
the DC/DC conversion circuit includes: at least one inductor, at least one clamping capacitor, at least 2 controllable semiconductor switches and at least 2 diodes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010757942.XA CN111756244B (en) | 2020-07-31 | 2020-07-31 | Two-stage conversion circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010757942.XA CN111756244B (en) | 2020-07-31 | 2020-07-31 | Two-stage conversion circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111756244A true CN111756244A (en) | 2020-10-09 |
| CN111756244B CN111756244B (en) | 2022-04-08 |
Family
ID=72712653
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010757942.XA Active CN111756244B (en) | 2020-07-31 | 2020-07-31 | Two-stage conversion circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111756244B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101860206A (en) * | 2010-05-12 | 2010-10-13 | 杭州矽力杰半导体技术有限公司 | Three-level buck convertor |
| US20110199802A1 (en) * | 2008-04-15 | 2011-08-18 | National Taiwan University Of Science And Technology | Single ended power converters operating over 50% duty cycle |
| CN203617928U (en) * | 2013-12-19 | 2014-05-28 | 上海电机学院 | A single-phase photovoltaic grid connection inverter |
| CN207542813U (en) * | 2017-10-30 | 2018-06-26 | 国电南瑞科技股份有限公司 | A kind of three level charging units of energy storage type tramcar |
| CN109391166A (en) * | 2017-08-11 | 2019-02-26 | 华为数字技术（苏州）有限公司 | A kind of translation circuit, control method and power supply unit |
| CN110994975A (en) * | 2019-12-18 | 2020-04-10 | 阳光电源股份有限公司 | Capacitor clamp type direct current conversion circuit |
-
2020
- 2020-07-31 CN CN202010757942.XA patent/CN111756244B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110199802A1 (en) * | 2008-04-15 | 2011-08-18 | National Taiwan University Of Science And Technology | Single ended power converters operating over 50% duty cycle |
| CN101860206A (en) * | 2010-05-12 | 2010-10-13 | 杭州矽力杰半导体技术有限公司 | Three-level buck convertor |
| CN203617928U (en) * | 2013-12-19 | 2014-05-28 | 上海电机学院 | A single-phase photovoltaic grid connection inverter |
| CN109391166A (en) * | 2017-08-11 | 2019-02-26 | 华为数字技术（苏州）有限公司 | A kind of translation circuit, control method and power supply unit |
| CN207542813U (en) * | 2017-10-30 | 2018-06-26 | 国电南瑞科技股份有限公司 | A kind of three level charging units of energy storage type tramcar |
| CN110994975A (en) * | 2019-12-18 | 2020-04-10 | 阳光电源股份有限公司 | Capacitor clamp type direct current conversion circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111756244B (en) | 2022-04-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10903656B2 (en) | Multilevel inverter device and method | |
| Alemi et al. | Power loss comparison in two-and three-level PWM converters | |
| Komatsu et al. | New IGBT modules for advanced neutral-point-clamped 3-level power converters | |
| US8861235B2 (en) | Power converting apparatus | |
| US9344004B2 (en) | Power conversion system | |
| JP2020530756A (en) | Conversion circuits, control methods, and power devices | |
| US20220045623A1 (en) | Multi-level circuit, three-phase multi-level circuit, and control method | |
| EP2728734A1 (en) | A three-level neutral-point-clamped inverter | |
| US20120019230A1 (en) | Dc/dc converter circuit and method for controlling a dc/dc converter circuit | |
| CN103595281A (en) | Five-level voltage source type conversion device | |
| CN109039081B (en) | Power electronic transformer, bidirectional direct current converter and control method thereof | |
| US20170117820A1 (en) | Semiconductor device | |
| CN113328649A (en) | Conversion circuit and control method thereof | |
| CN203491923U (en) | Five-level voltage source converter | |
| CN111756244B (en) | Two-stage conversion circuit | |
| CN102437761B (en) | Single-phase full bridge three-level inverter and three-phase three-level inverter | |
| Zhong et al. | MMC with parallel-connected MOSFETs for LVDC distribution networks | |
| US20230008233A1 (en) | Ac/dc converter stage for converter system with input series structure with improved common mode performance | |
| US20230114612A1 (en) | Inverter and Inverter Apparatus | |
| Nguyen et al. | Comparison of power losses in single-phase to three-phase AC/DC/AC PWM converters | |
| WO2021129752A1 (en) | Modular parallel half-bridge integrated assembly having annular layout | |
| CN102427307B (en) | Three-phase four-wire three-level inverter | |
| CN215498755U (en) | Clamp type five-level voltage source converter | |
| Baier et al. | Reducing losses in the shoot-through state of a single-phase quasi-z-source inverter | |
| CN219124116U (en) | Laminated busbar with short commutation path and energy storage converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |