CN111557051A - High-k gate insulator for thin film transistors - Google Patents

High-k gate insulator for thin film transistors Download PDF

Info

Publication number
CN111557051A
CN111557051A CN201880085213.5A CN201880085213A CN111557051A CN 111557051 A CN111557051 A CN 111557051A CN 201880085213 A CN201880085213 A CN 201880085213A CN 111557051 A CN111557051 A CN 111557051A
Authority
CN
China
Prior art keywords
layer
angstroms
gate insulating
stack
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201880085213.5A
Other languages
Chinese (zh)
Inventor
翟羽佳
芮祥新
赵来
任东吉
崔寿永
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of CN111557051A publication Critical patent/CN111557051A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78642—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
    • H01L21/02148—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing hafnium, e.g. HfSiOx or HfSiON
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • H01L21/441—Deposition of conductive or insulating materials for electrodes
    • H01L21/443—Deposition of conductive or insulating materials for electrodes from a gas or vapour, e.g. condensation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
    • H01L28/56—Capacitors with a dielectric comprising a perovskite structure material the dielectric comprising two or more layers, e.g. comprising buffer layers, seed layers, gradient layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Vending Machines For Individual Products (AREA)
  • Materials For Medical Uses (AREA)
  • Polishing Bodies And Polishing Tools (AREA)

Abstract

Embodiments of the present disclosure generally relate to a layer stack comprising a dielectric layer having a high k-value, enabling improved electrical performance of a semiconductor display device. In one embodiment, the layer stack includes a substrate, a channel layer disposed on the substrate, and a gate insulation layer. The gate insulating layer includes an interface layer disposed on the channel layer and a zirconium dioxide layer disposed on the interface layer. The gate insulating layer has a k value ranging from about 20 to about 50. The high k value reduction of the gate insulating layer results in a sub-threshold swing (SS) of a higher energy barrier (energy barrier), which mitigates short channel effects (short channel effect) and leakage (leakage) in the display device. In addition, the high k value of the gate insulating layer allows for faster driving current, which improves the brightness and performance of the display device.

Description

High-k gate insulator for thin film transistors
Technical Field
Embodiments of the present disclosure generally relate to a layer stack for a display device, the layer stack comprising a dielectric layer having a high dielectric constant (high-k) value.
Background
Display devices have been widely used in various electronic applications such as televisions, monitors, mobile phones, MP3 players, electronic book readers, Personal Digital Assistants (PDAs), and the like. These display devices are fabricated using integrated circuits that can include millions of transistors, capacitors, and resistors on a single chip. The evolution of chip designs continually requires faster circuitry and greater circuit density. The demand for faster circuits with greater circuit density places corresponding demands on the materials used to construct such integrated circuits. In particular, as the size of integrated circuit components is reduced to sub-micron dimensions (sub-micron scales), it is now necessary to utilize low resistivity conductive materials and high dielectric constant insulating materials to obtain suitable electrical performance from such components.
The need to reduce the ratio of these components leads to problems with leakage and short channel effects (DIBL). To overcome leakage and DIBL problems, requirements areThin Film Transistors (TFTs) are formed to have high capacitance for use in display devices. By varying the dimensions of the dielectric material and/or the dielectric layer, the capacitance can be adjusted. For example, when a material with a high k value is used in place of the dielectric layer, the capacitance of the TFT will also increase, as in the formula Cox ═ a (k · E)0/tox) It is proposed. However, changing the material to one with a high k value can lead to interface problems between the channel region and the dielectric layer, thereby rendering the device completely ineffective.
Accordingly, a dielectric layer having a high k value and capable of improving electrical performance of a semiconductor display device is required.
Disclosure of Invention
Embodiments of the present disclosure generally relate to a layer stack comprising a dielectric layer having a high k-value, which can improve the electrical performance of a semiconductor display device. In one embodiment, the layer stack includes a substrate, a channel layer disposed on the substrate, and a gate insulation layer. The gate insulating layer includes an interfacial layer disposed on the channel layer and a zirconium dioxide layer disposed on the interfacial layer. The gate insulation layer has a k value ranging from about 20 to about 50.
In another embodiment, a layer stack includes a substrate, a channel layer disposed on the substrate, and a gate insulation layer disposed on the channel layer. The gate insulating layer comprises a first interface layer, a second interface layer and a zirconium dioxide layer, wherein the zirconium dioxide layer is positioned between the first interface layer and the second interface layer. The gate insulation layer has a k value ranging from about 20 to about 50.
In another embodiment, a layer stack includes an amorphous silicon layer and a gate insulating layer disposed on the amorphous silicon layer. The gate insulating layer includes a silicon dioxide layer disposed on the amorphous silicon layer and a zirconium dioxide layer disposed on the silicon dioxide layer. The gate insulation layer has a k value ranging from about 20 to about 50.
Drawings
So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
Figure 1 is a cross-sectional view of a process chamber that may be used to deposit a gate insulation layer according to one embodiment of the present disclosure.
Fig. 2 is a cross-sectional view of a layer stack according to one embodiment of the present disclosure.
Fig. 3 is a cross-sectional view of a layer stack according to one embodiment of the present disclosure.
To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements and features of the next embodiment may be beneficially incorporated in other embodiments without further recitation.
Detailed Description
Embodiments of the present disclosure generally relate to a layer stack including a gate insulating layer having a high k value and capable of improving electrical performance of a semiconductor display device. The high-k insulating layer has a k value of 20 or higher, and may be formed as part of a thin film transistor, a gate insulating layer, or other suitable insulating layer in a display device. The layer stack includes a substrate, a channel layer disposed on the substrate, and a gate insulation layer. The gate insulating layer includes an interfacial layer disposed on the channel layer and a high-k dielectric layer disposed on the interfacial layer. The gate insulation layer has a k value ranging from about 20 to about 50. The high k value reduction of the gate insulating layer results in a higher Subthreshold Swing (SS) of the energy barrier (energybarrier), which mitigates short channel effects and leakage in the display device. In addition, the high-k layer of the gate insulating layer allows faster driving current, thereby improving the brightness and performance of the display device.
The terms "above …," "below …," "between …," and "above …" as used herein refer to the relative position of one layer to the other. Thus, for example, one layer disposed above or below another layer may be in direct contact with the other layer, or may have one or more interfacial layers. In addition, a layer disposed between layers may be in direct contact with both layers, or may have one or more interfacial layers. Conversely, a first layer "on" a second layer is in contact with the second layer. In addition, assuming that the operation is performed with respect to the substrate without considering the absolute direction of the substrate, the relative position of one layer to the other layer is provided.
FIG. 1 is a schematic cross-sectional view of one embodiment of a Chemical Vapor Deposition (CVD) processing chamber 100 in which a high-k dielectric layer, such as zirconium dioxide (ZrO) for display device structures, may be deposited2) And (3) a layer. One suitable chemical vapor deposition process chamber, such as a Plasma Enhanced Chemical Vapor Deposition (PECVD) process chamber, is available from Applied Materials, Inc., Santa Clara, Calif. It is contemplated that the present disclosure may be practiced with other deposition chambers, including deposition chambers from other manufacturers.
The chamber 100 generally includes one or more walls 142, a bottom 104, and a lid 112, the walls 142, bottom 104, and lid 112 defining a processing volume 106. A gas distribution plate 110 and a substrate support assembly 130 are disposed in the process volume 106. The slit valve opening 108 is formed through the wall 142, through the slit valve opening 108 into the processing volume 106, such that the substrate 102 may be transferred into and out of the chamber 100.
The substrate support assembly 130 includes a substrate receiving surface 132, the substrate receiving surface 132 for supporting the substrate 102. The rods 134 couple the substrate support assembly 130 to the lift system 136, and the lift system 136 raises and lowers the substrate support assembly 130 between a substrate transfer position and a substrate processing position. A shadow frame 133 may optionally be placed over the perimeter of the substrate 102 during processing to avoid deposition on the edge of the substrate 102. The lift pins 138 are movably disposed through the substrate support assembly 130 and are adapted to space the substrate 102 from the substrate receiving surface 132. The substrate support assembly 130 may also include the use of heating and/or cooling elements 139 to maintain the substrate support assembly 130 at a predetermined temperature. The substrate support assembly 130 may also include a ground plate 131 to provide an RF return path around the perimeter of the substrate support assembly 130.
The gas distribution plate 110 is coupled at its periphery to the lid 112 or wall 142 by a suspension 114. The gas distribution plate 110 is also coupled to the lid 112 by one or more center supports 116 to help avoid sagging of the gas distribution plate 110 and/or to control the straightness/curvature of the gas distribution plate 110. It is contemplated that one or more center supports 116 may not be utilized. The gas distribution plate 110 may have different configurations with different dimensions. The gas distribution plate 110 has a downstream surface 150 facing an upper surface of the substrate 102 having a plurality of apertures 111 formed therein, which is disposed on the substrate support assembly 130. The holes 111 may have different shapes, numbers, densities, sizes, and distributions across the gas distribution plate 110. In one embodiment, the diameter of the holes 111 may be selected to be between about 0.01 inches and about 1 inch.
A gas source 120 is coupled to the lid 112 to provide gas through the lid 112 and then through the holes 111 formed in the gas distribution plate 110 to the processing volume 106. A vacuum pump 109 is coupled to the chamber 100 to maintain the gas in the process volume 106 at a predetermined pressure.
An RF power source 122 is coupled to the lid 112 and/or to the gas distribution plate 110 to provide RF power that generates an electric field between the gas distribution plate 110 and the substrate support assembly 130 such that a plasma may be generated from the gases present between the gas distribution plate 110 and the substrate support assembly 130. RF power may be applied at various RF frequencies. For example, the RF power may be applied at a frequency between about 0.3 megahertz (MHz) and about 200 MHz. In one embodiment, the RF power is provided at a frequency of 13.56 MHz.
A remote plasma source 124, such as an inductively coupled remote plasma source, is coupled between the gas source 120 and the gas distribution plate 110. Between processing of multiple substrates, a cleaning gas (clearinggas) may be energized in the remote plasma source 124 to remotely provide a plasma for cleaning chamber components. By means of a power supply 122The cleaning gases entering the process volume 106 may be further excited by the RF power supplied to the gas distribution plate 110. Suitable cleaning gases include, but are not limited to, nitrogen trifluoride (NF)3) Fluorine gas (F)2) And sulfur hexafluoride (SF)6)。
In one embodiment, the substrate 102, which may be processed in the chamber 100, may have a height of 10000cm2Or more, e.g. 25000cm2Or more, e.g. 55000cm2Or more surface area. It should be understood that after processing, the substrate may be cut to form smaller other devices. In one embodiment, the heating and/or cooling elements 139 may be configured to provide a temperature of about 600 degrees celsius or less, such as between about 100 degrees celsius and about 500 degrees celsius, or between about 200 degrees celsius and about 500 degrees celsius, such as between about 300 degrees celsius and about 500 degrees celsius, of the substrate support assembly during deposition.
Fig. 2 is a cross-sectional view of a layer stack 200 according to one embodiment of the present disclosure. The layer stack 200 includes a substrate 102, a channel layer 204, a gate insulation layer 206, and a metal layer 208. The substrate 102 may be made of silicate glass (silicaglass). The channel layer 204 may be made of amorphous silicon, low-temperature polysilicon (LTPS), or other metal oxide semiconductor material. Metal layer 208 may be made of aluminum, titanium, copper, or other suitable metal. In the embodiment of fig. 2, the channel layer 204 is between the substrate 102 and the gate insulation layer 206 in the top gate structure. A gate insulation layer 206 is between the metal layer 208 and the channel layer 204. It is envisioned that the embodiments described herein may also be used for bottom gate structures.
In the embodiment illustrated in fig. 2, the gate insulating layer 206 has two layers. In the embodiment of fig. 3 (described in more detail below), the gate insulating layer 306 has three layers 310A, 310B, 310C. Also, the gate insulating layer is shown as having two layers, more layers being possible. For example, the gate insulating layer may have a plurality of alternating layers of interface layers 210A and high-k dielectric layers 210B. In one embodiment, the gate insulating layer has more than two layers. In another embodiment, the gate insulating layer has more than three layers.
In the embodiment of fig. 2, the gate insulating layer 206 has an interfacial layer 210A and a high-k dielectric layer 210B. The interfacial layer 210A is different from the high-k dielectric layer 210B. In one embodiment, the interface layer 210A has a k value ranging from about 3 to about 5. The interfacial layer 210A may be made of a suitable material, such as an oxide, such as silicon dioxide (SiO)2) Aluminum oxide (Al)2O3) Or titanium dioxide (TiO)2) And (4) preparing. The interfacial layer 210A has a thickness ranging from about 2 Angstroms (angstrom) to about 100 Angstroms. In one embodiment, the interface layer 210A is deposited in a chemical vapor deposition chamber, such as a plasma-assisted chemical vapor deposition chamber, such as the chamber 100 shown in fig. 1.
In one embodiment, the high-k dielectric layer 210B formed on the interfacial layer 210A has a k value ranging from about 20 to about 50. High-k dielectric layer 210B is a material selected from the group consisting of: zirconium dioxide (ZrO)2) Hafnium dioxide (HfO)2) Titanium dioxide (TiO)2) And aluminum oxide (Al)2O3). High-k dielectric layer 210B has a thickness ranging from about 100 angstroms to about 900 angstroms. In one embodiment, high-k dielectric layer 210B has a thickness ranging from about 250 angstroms to about 600 angstroms. In one embodiment, the interface layer 210A has a thickness of 100 angstroms and the high-k dielectric layer 210B has a thickness of 600 angstroms. In some embodiments, the high-k dielectric layer 210B may be deposited onto the substrate 102 in a plasma-assisted chemical vapor deposition chamber, such as the chamber 100 shown in fig. 1. In one embodiment, the interfacial layer 210A and the high-k dielectric layer 210B are deposited in the same processing chamber.
If a high-k dielectric layer, such as high-k dielectric layer 210B, is deposited directly onto channel layer 204, there is an interface mismatch that may compromise the integrity of the display device. Therefore, in order to form a high-k dielectric layer in a display device having a uniform thickness profile (uniform thickness profile), the interface layer 210A is between the high-k dielectric layer 210B and the channel layer 204. The interfacial layer 210A advantageously has a good interface between the channel layer 204 and the high-k dielectric layer 210B, thereby improving adhesion. High-k dielectric layer 210B advantageously has a high k value. The high-k layer may reduce the sub-threshold swing resulting in a higher energy barrier, which mitigates short channel effects and leakage in the display device. In addition, the high-k layer may allow faster drive currents, improving the brightness and performance of the display device.
Fig. 3 is a cross-sectional view of a layer stack 300 according to one embodiment of the present disclosure. The layer stack 300 includes the substrate 102, the channel layer 204, the gate insulation layer 306, and the metal layer 208. In one embodiment, the channel layer 204 is between the substrate 102 and the gate insulation layer 306. A gate insulation layer 306 is between the metal layer 208 and the channel layer 204.
In the embodiment of fig. 3, the gate insulating layer 306 has a first interface layer 310A, a high-k dielectric layer 310B, and a second interface layer 310C. The first interface layer 310A and the second interface layer 310C are different from the high-k dielectric layer 310B. In one embodiment, the first interface layer 310A has a k value ranging from about 3 to about 5. The first interface layer 310A may be made of a suitable material, such as an oxide, such as silicon dioxide, aluminum oxide, or titanium dioxide. The first interface layer 310A has a thickness ranging from about 2 angstroms to about 100 angstroms. In one embodiment, the first interface layer 310A is deposited in a chemical vapor deposition chamber, such as a plasma-assisted chemical vapor deposition chamber, such as the chamber 100 shown in fig. 1.
In one embodiment, the second interface layer 310C is the same material as the first interface layer 310A. In other embodiments, the second interface layer 310C is a different material than the first interface layer 310A. In one embodiment, the second interface layer 310C has a k value ranging from about 3 to about 5. The second interfacial layer 310C may be made of a suitable material, such as an oxide, such as SiO2Alumina (Al)2O3)、Or titanium dioxide (TiO)2) And (4) preparing. The second interface layer 310C has a thickness ranging from about 2 angstroms to about 100 angstroms. In one embodiment, the second interface layer 310C is deposited in a chemical vapor deposition chamber, such as a plasma-assisted chemical vapor deposition chamber, for example the chamber 100 shown in fig. 1.
In one embodiment, a high-k dielectric layer 310B is formed between the first interface layer 310A and the second interface layer 310C. In one embodiment, the first interface layer 310A is adjacent to the channel layer 204. In another embodiment, the second interface layer 310C is adjacent to the channel layer 204. High-k dielectric layer 310B has a k value ranging from about 20 and about 50. In another embodiment, a high-k dielectric layer 310B is formed on the second interface layer 310C. High-k dielectric layer 310B is a material selected from the group consisting of: zirconium dioxide (ZrO)2) Hafnium oxide (HfO)2) Titanium dioxide (TiO)2) And alumina (Al)2O3). High-k dielectric layer 310B has a thickness ranging from about 100 angstroms to about 900 angstroms. In one embodiment, high-k dielectric layer 310B has a thickness ranging from about 250 angstroms to about 600 angstroms. In one embodiment, the first interface layer 310A has a thickness of 100 angstroms, the high-k dielectric layer 310B has a thickness of 600 angstroms, and the second interface layer 310C has a thickness of 100 angstroms. In some embodiments, high-k dielectric layer 310B may be deposited onto substrate 102 in a plasma-assisted chemical vapor deposition chamber, such as chamber 100 shown in fig. 1. In one embodiment, the first interface layer 310A, the second interface layer 310C, and the high-k dielectric layer 310B are deposited in the same processing chamber.
By including zirconium oxide (zirconia oxide) in the multi-layer gate insulation layer, a higher-k dielectric layer can be achieved. The interfacial layer comprising silicon improves adhesion and interaction between the active channel layer and the metal gate. The zirconia dielectric layer increases the k value of the gate insulation layer. The high k value of the gate insulation layer reduces the sub-threshold swing (SS) resulting in a higher energy barrier, which mitigates short channel effects and leakage in the display device. In addition, the high-k layer of the gate insulating layer allows a faster driving current, which improves the brightness and performance of the display device.
While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims (15)

1. A layer stack, comprising:
a substrate;
a channel layer disposed on the substrate; and
a gate insulating layer disposed on the channel layer, wherein the gate insulating layer includes:
an interface layer disposed on the channel layer; and
a high-k dielectric layer disposed on the interfacial layer, wherein the gate insulation layer has a k value ranging from about 20 to about 50.
2. The layer stack of claim 1, wherein the interfacial layer comprises titanium dioxide, aluminum oxide, or silicon dioxide.
3. The layer stack of claim 1, wherein the interfacial layer has a thickness ranging from about 2 angstroms to about 100 angstroms.
4. The layer stack of claim 1, wherein the high-k dielectric layer is a material selected from the group consisting of: zirconium dioxide, hafnium dioxide, titanium dioxide, and aluminum oxide, and wherein the high-k dielectric layer has a thickness ranging from about 250 angstroms to about 900 angstroms.
5. The layer stack of claim 1, wherein the channel layer comprises amorphous silicon, low temperature polysilicon, or other metal oxide semiconductor material.
6. The layer stack of claim 1, further comprising a metal layer disposed on the gate insulation layer.
7. A layer stack, comprising:
a substrate;
a channel layer disposed on the substrate; and
a gate insulating layer disposed on the channel layer, wherein the gate insulating layer includes:
a first interface layer;
a second interface layer; and
a high-k dielectric layer between the first and second interfacial layers, wherein the gate insulating layer has a k value ranging from about 20 to about 50.
8. The layer stack of claim 7, wherein the first interface layer comprises titanium dioxide, aluminum oxide, or silicon dioxide, wherein the second interface layer comprises titanium dioxide, aluminum oxide, or silicon dioxide, and wherein the first interface layer is a different material than the second interface layer.
9. The layer stack of claim 7, wherein the high-k dielectric layer is selected from a material of the group consisting of: zirconium dioxide, hafnium dioxide, titanium dioxide, and aluminum oxide, and wherein the high-k dielectric layer has a thickness ranging from about 250 angstroms to about 900 angstroms.
10. The layer stack of claim 7, wherein the channel layer comprises amorphous silicon, low temperature polysilicon, or other metal oxide semiconductor material.
11. The layer stack of claim 7, wherein the first interface layer has a thickness ranging from about 2 angstroms to about 100 angstroms.
12. A layer stack, comprising:
an amorphous silicon layer; and
a gate insulating layer disposed on the amorphous silicon layer, wherein the gate insulating layer includes:
a silicon dioxide layer disposed on the amorphous silicon layer; and
a zirconium dioxide layer disposed on the silicon dioxide layer, wherein the gate insulation layer has a k value ranging from about 20 to about 50.
13. The layer stack of claim 12, further comprising a metal gate layer, and wherein the metal gate layer is disposed on top of the zirconium dioxide layer.
14. The layer stack of claim 12, wherein the zirconium dioxide layer has a thickness ranging from about 250 angstroms to about 900 angstroms.
15. The layer stack of claim 12, wherein the silicon dioxide layer has a thickness ranging from about 2 angstroms to about 100 angstroms.
CN201880085213.5A 2018-01-04 2018-11-20 High-k gate insulator for thin film transistors Pending CN111557051A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/862,522 US20190206691A1 (en) 2018-01-04 2018-01-04 High-k gate insulator for a thin-film transistor
US15/862,522 2018-01-04
PCT/US2018/061982 WO2019135832A1 (en) 2018-01-04 2018-11-20 High-k gate insulator for a thin-film transistor

Publications (1)

Publication Number Publication Date
CN111557051A true CN111557051A (en) 2020-08-18

Family

ID=67059904

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880085213.5A Pending CN111557051A (en) 2018-01-04 2018-11-20 High-k gate insulator for thin film transistors

Country Status (5)

Country Link
US (2) US20190206691A1 (en)
KR (2) KR102376456B1 (en)
CN (1) CN111557051A (en)
TW (2) TW202404104A (en)
WO (1) WO2019135832A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20230170095A (en) * 2021-04-22 2023-12-18 어플라이드 머티어리얼스, 인코포레이티드 Methods and applications of novel amorphous high-K metal oxide dielectrics by supercycle atomic layer deposition

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5719417A (en) * 1996-11-27 1998-02-17 Advanced Technology Materials, Inc. Ferroelectric integrated circuit structure
US20030176049A1 (en) * 2002-03-15 2003-09-18 Hegde Rama I. Gate dielectric and method therefor
US6682973B1 (en) * 2002-05-16 2004-01-27 Advanced Micro Devices, Inc. Formation of well-controlled thin SiO, SiN, SiON layer for multilayer high-K dielectric applications
US20040129995A1 (en) * 2003-01-02 2004-07-08 Yee-Chia Yeo Semiconductor chip with gate dielectrics for high-performance and low-leakage applications
US20050056900A1 (en) * 2003-09-15 2005-03-17 Taiwan Semiconductor Manufacturing Co., Ltd. Method and structure for forming high-k gates
CN1773707A (en) * 2004-01-06 2006-05-17 台湾积体电路制造股份有限公司 Integrated circuit and producing method thereof
CN2805095Y (en) * 2003-08-11 2006-08-09 台湾积体电路制造股份有限公司 Integrated circuit
US20100044806A1 (en) * 2008-08-21 2010-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit metal gate structure and method of fabrication
CN101661883A (en) * 2008-08-25 2010-03-03 台湾积体电路制造股份有限公司 Manufacturing method for semiconductor element
US20100052063A1 (en) * 2008-08-28 2010-03-04 Taiwan Semiconductor Manufacturing Company, Ltd. Method to improve dielectric quality in high-k metal gate technology
US20110037131A1 (en) * 2008-05-02 2011-02-17 Nxp B.V. Gate structure for field effect transistor
US20110127590A1 (en) * 2009-11-30 2011-06-02 Robert Binder Increasing stability of a high-k gate dielectric of a high-k gate stack by an oxygen rich titanium nitride cap layer
US20170229490A1 (en) * 2016-02-05 2017-08-10 Applied Materials, Inc. Interface engineering for high capacitance capacitor for liquid crystal display

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1942528A1 (en) * 2007-01-04 2008-07-09 Interuniversitair Microelektronica Centrum Electronic device and process for manufacturing the same
CN102453866A (en) * 2010-10-21 2012-05-16 中国科学院微电子研究所 High-dielectric-constant gate dielectric material and preparation method thereof
EP2806452B1 (en) * 2013-05-24 2018-12-26 IMEC vzw Non-volatile memory semiconductor devices and method for making thereof
DE102013214436B4 (en) * 2013-07-24 2017-05-11 Globalfoundries Inc. A method of forming a semiconductor structure comprising silicided and non-silicided circuit elements
JP6519073B2 (en) * 2014-12-03 2019-05-29 株式会社Ｊｏｌｅｄ THIN FILM TRANSISTOR, METHOD FOR MANUFACTURING THE SAME, AND DISPLAY DEVICE
DE112016002769T5 (en) * 2015-06-19 2018-03-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and electronic device
KR102470258B1 (en) * 2015-12-22 2022-11-24 삼성디스플레이 주식회사 Display apparatus and method for manufacturing the same

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5719417A (en) * 1996-11-27 1998-02-17 Advanced Technology Materials, Inc. Ferroelectric integrated circuit structure
US20030176049A1 (en) * 2002-03-15 2003-09-18 Hegde Rama I. Gate dielectric and method therefor
US6682973B1 (en) * 2002-05-16 2004-01-27 Advanced Micro Devices, Inc. Formation of well-controlled thin SiO, SiN, SiON layer for multilayer high-K dielectric applications
US20040129995A1 (en) * 2003-01-02 2004-07-08 Yee-Chia Yeo Semiconductor chip with gate dielectrics for high-performance and low-leakage applications
CN2805095Y (en) * 2003-08-11 2006-08-09 台湾积体电路制造股份有限公司 Integrated circuit
US20050056900A1 (en) * 2003-09-15 2005-03-17 Taiwan Semiconductor Manufacturing Co., Ltd. Method and structure for forming high-k gates
CN1773707A (en) * 2004-01-06 2006-05-17 台湾积体电路制造股份有限公司 Integrated circuit and producing method thereof
US20110037131A1 (en) * 2008-05-02 2011-02-17 Nxp B.V. Gate structure for field effect transistor
US20100044806A1 (en) * 2008-08-21 2010-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit metal gate structure and method of fabrication
CN101661883A (en) * 2008-08-25 2010-03-03 台湾积体电路制造股份有限公司 Manufacturing method for semiconductor element
US20100052063A1 (en) * 2008-08-28 2010-03-04 Taiwan Semiconductor Manufacturing Company, Ltd. Method to improve dielectric quality in high-k metal gate technology
US20110127590A1 (en) * 2009-11-30 2011-06-02 Robert Binder Increasing stability of a high-k gate dielectric of a high-k gate stack by an oxygen rich titanium nitride cap layer
US20170229490A1 (en) * 2016-02-05 2017-08-10 Applied Materials, Inc. Interface engineering for high capacitance capacitor for liquid crystal display

Also Published As

Publication number Publication date
KR20200096320A (en) 2020-08-11
WO2019135832A1 (en) 2019-07-11
US20190206691A1 (en) 2019-07-04
TW201937742A (en) 2019-09-16
TW202404104A (en) 2024-01-16
TWI821218B (en) 2023-11-11
KR20220038527A (en) 2022-03-28
KR102376456B1 (en) 2022-03-17
US20200083052A1 (en) 2020-03-12
KR102517243B1 (en) 2023-03-31

Similar Documents

Publication Publication Date Title
CN108700788B (en) Interface engineering of high capacitance capacitors for liquid crystal displays
US9224594B2 (en) Surface preparation with remote plasma
CN109075208B (en) Mixed high-K dielectric material film stack comprising zirconium oxide for use in display devices
CN111316420B (en) Layer stack for display applications
US10224432B2 (en) Surface treatment process performed on devices for TFT applications
CN111557051A (en) High-k gate insulator for thin film transistors
US12021152B2 (en) Process to reduce plasma induced damage
CN111566833B (en) Method for reducing leakage current of storage capacitor for display application

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20200818