CN111506501A - Test instruction set generation method and device and electronic equipment - Google Patents

Test instruction set generation method and device and electronic equipment Download PDF

Info

Publication number
CN111506501A
CN111506501A CN202010284076.7A CN202010284076A CN111506501A CN 111506501 A CN111506501 A CN 111506501A CN 202010284076 A CN202010284076 A CN 202010284076A CN 111506501 A CN111506501 A CN 111506501A
Authority
CN
China
Prior art keywords
instruction set
test instruction
test
frame
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010284076.7A
Other languages
Chinese (zh)
Other versions
CN111506501B (en
Inventor
黄利民
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Tuya Information Technology Co Ltd
Original Assignee
Hangzhou Tuya Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Tuya Information Technology Co Ltd filed Critical Hangzhou Tuya Information Technology Co Ltd
Priority to CN202010284076.7A priority Critical patent/CN111506501B/en
Publication of CN111506501A publication Critical patent/CN111506501A/en
Application granted granted Critical
Publication of CN111506501B publication Critical patent/CN111506501B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/3668Software testing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

The embodiment of the invention provides a method, a device and electronic equipment for generating a test instruction set, which can be used for constructing a command frame according to a frame format by using acquired data after acquiring the frame format and data contained in the command frame to be constructed; and after acquiring the execution logic between the constructed command frames, generating a test instruction set by combining the constructed command frames and the execution logic. By applying the scheme provided by the embodiment of the invention, the command frame can be constructed according to the acquired frame format and data, the test instruction set is customized by utilizing the execution logic and the command frame, and the test task is quickly completed; and the tester can modify the test instruction set in real time according to the test effect, gradually improve the test flow and finally form a set of test flow standards. After the test instruction set is determined, the multiplexing can be rapidly carried out, and the repeated labor is avoided, so that the working efficiency can be improved to the maximum extent, the test cost is reduced, and the equipment quality is ensured.

Description

Test instruction set generation method and device and electronic equipment
Technical Field
The present invention relates to the field of computer technologies, and in particular, to a method and an apparatus for generating a test instruction set, and an electronic device.
Background
The current serial port tool only has a universal function, namely after a test command is obtained, the test command is sent to the device to be tested through the serial port, and when a return result is received through the serial port, the device to be tested is determined to pass the test. In the existing scheme, the method is suitable for simple logic instruction testing, and for the condition that the logic is complex, such as a plurality of test commands are involved, and execution logic exists among the test commands, the market has almost no available serial port tool at present.
However, in practical applications, it is often necessary to execute a plurality of or a whole set of test commands according to a certain logic or condition to verify whether the device meets the design requirements. Corresponding to the requirement, in the first implementation manner, the execution logic needs to be set manually and the test commands need to be input one by one, which is time-consuming, labor-consuming and difficult to test, and the test method cannot be inherited, that is, when the same test task is faced next time, different testers need to reset the execution logic and input the test commands one by one;
in the second implementation manner, a set of dedicated serial port tools needs to be customized and developed according to the requirement, and the serial port tools have execution of a series of development processes such as development cycle, requirement docking and the like, so that the test cost is increased, the test progress is influenced, the modification cost needs to be increased along with continuous promotion of services and change of requirements, and the project group also needs to undertake maintenance of the customized software, and the maintenance cost is increased.
Disclosure of Invention
The embodiment of the invention aims to provide a method and a device for generating a test instruction set and electronic equipment, so that a set of test instruction sets can be formed aiming at a test task, the test instruction sets can be multiplexed, and repeated operation is avoided. The specific technical scheme is as follows:
in one aspect of the present invention, a method for generating a test instruction set is provided, which is applied to a serial port tool, and the method includes:
acquiring a frame format and data contained in a command frame to be constructed, wherein the frame format comprises: frame header, version, command word, data length and frame tail;
constructing a command frame according to the frame format by using the acquired data;
acquiring execution logic between the constructed command frames;
generating a set of test instructions in conjunction with the constructed command frame and the execution logic.
Optionally, the step of generating a test instruction set by combining the constructed command frame and the execution logic includes:
establishing connection with a test instruction set verification device through a serial port;
sending a command frame contained in the test instruction set to the test instruction set verification equipment through the serial port according to the execution logic;
and under the condition of receiving a test result fed back by the test instruction set verification device through the serial port, generating a test instruction set by combining the constructed command frame and the execution logic.
Optionally, the method further includes:
and sending a prompt message that the command frame contained in the test instruction set has errors to a tester under the condition that a test result fed back by the test instruction set verification device through the serial port is not received.
Optionally, the method further includes:
acquiring correction information for correcting the test instruction set;
updating the set of test instructions with the retrieved revision information.
Optionally, the method further includes:
according to execution logic contained in the updated test instruction set, sending a command frame contained in the updated test instruction set to the test instruction set verification equipment through the serial port;
and under the condition of receiving the test result fed back by the test instruction set verification equipment through the serial port, taking the updated test instruction set as a final test instruction set.
In another aspect of the present invention, there is provided a device for generating a test instruction set, applied to a serial port tool, the device including:
the first obtaining module is used for obtaining a frame format and data contained in a command frame to be constructed, wherein the frame format comprises: frame header, version, command word, data length and frame tail;
the building module is used for building a command frame according to the frame format by using the acquired data;
the second acquisition module is used for acquiring execution logic between the constructed command frames;
and the generating module is used for combining the constructed command frame with the execution logic to generate a test instruction set.
Optionally, the generating module is configured to
Establishing connection with a test instruction set verification device through a serial port;
sending a command frame contained in the test instruction set to the test instruction set verification equipment through the serial port according to the execution logic;
and under the condition of receiving a test result fed back by the test instruction set verification device through the serial port, generating a test instruction set by combining the constructed command frame and the execution logic.
Optionally, the apparatus further comprises:
and the sending module is used for sending a prompt message that the command frame contained in the test instruction set has errors to a tester under the condition that the test result fed back by the test instruction set verification device through the serial port is not received.
In an implementation manner of the embodiment of the present invention, the apparatus further includes:
the third acquisition module is used for acquiring correction information used for correcting the test instruction set;
and the correction module is used for updating the test instruction set by using the acquired correction information.
Optionally, the apparatus further comprises:
according to execution logic contained in the updated test instruction set, sending a command frame contained in the updated test instruction set to the test instruction set verification equipment through the serial port;
and the confirmation module is used for taking the updated test instruction set as a final test instruction set under the condition of receiving the test result fed back by the test instruction set verification device through the serial port.
In another aspect of the present invention, an electronic device is further provided, which includes a processor, a communication interface, a memory, and a communication bus, where the processor, the communication interface, and the memory complete communication with each other through the communication bus;
a memory for storing processor-executable instructions;
and the processor is used for realizing the generation method of the test instruction set when executing the instructions stored in the memory.
In yet another aspect of the present invention, there is also provided a computer-readable storage medium, in which a computer program is stored, and the computer program, when executed by a processor, implements the method for generating the test instruction set described in any one of the above.
In yet another aspect of the present invention, there is also provided a computer program product containing instructions which, when run on a computer, cause the computer to perform the method for generating a test instruction set as described in any one of the above embodiments.
According to the method, the device and the electronic equipment for generating the test instruction set, provided by the embodiment of the invention, after the frame format and the data contained in the command frame to be constructed are obtained, the command frame can be constructed according to the frame format by using the obtained data; and after acquiring the execution logic between the constructed command frames, generating a test instruction set by combining the constructed command frames and the execution logic.
By applying the scheme provided by the embodiment of the invention, the command frame can be constructed according to the acquired frame format and data on the basis of not increasing manpower and maintenance cost, and the test instruction set is customized by utilizing the execution logic and the command frame, so that the test task is rapidly completed; and the tester can modify the test instruction set in real time according to the test effect, gradually improve the test flow and finally form a set of test flow standards. After the test instruction set is determined, the multiplexing can be rapidly carried out, and the repeated labor is avoided, so that the working efficiency can be improved to the maximum extent, the test cost is reduced, and the equipment quality is ensured.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
FIG. 1 is a flowchart illustrating a method for generating a test instruction set according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a test instruction set generating apparatus according to an embodiment of the present invention;
fig. 3 is a schematic structural diagram of an electronic device according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1, a flow chart of a method for generating a test instruction set according to an embodiment of the present invention is shown, where the method includes:
s100, acquiring a frame format and data contained in a command frame to be constructed.
Wherein, the frame format comprises: frame header, version, command word, data length, and frame end.
In implementation, the frame header: the mark of the start of the frame, the number of bytes occupied.
Version: version number of data, number of bytes occupied.
Command word: coding of frame function type, number of bytes occupied.
Data length: the data length and the number of occupied bytes of the frame function content.
And (4) frame end: end of frame marker, number of bytes occupied.
And S110, constructing a command frame according to a frame format by using the acquired data.
In implementation, the serial tool can display each part defined by the frame format in the upper computer interface, a tester can input data corresponding to each part of each command frame through the upper computer interface, and correspondingly, after the serial tool acquires the data contained in the command frame to be constructed through the upper computer interface, the serial tool can sequentially fill the data according to the defined frame format to obtain the command frame.
And S120, acquiring execution logic between the constructed command frames.
In implementation, when entering the frame format through the upper computer interface, a tester may also input an execution logic of each command frame time, where the execution logic is a frame relationship between command frames, such as an inter-frame call relationship and an inter-frame execution sequence relationship.
And S130, generating a test instruction set by combining the constructed logical relationship between the command frames and the frames.
In implementation, in order to ensure the correctness of the generated test instruction set, the connection with the test instruction set verification device can be established through the serial port; and sending command frames contained in the test instruction set to the test instruction set verification equipment through the serial port according to the execution logic so as to verify the correctness of each command frame and the execution logic.
Specifically, when a test result fed back by the test instruction set verification device through the serial port is received, it is indicated that each command frame and the execution logic are correct, so that the constructed command frame and the execution logic can be combined to generate the test instruction set.
And under the condition that the test result fed back by the test instruction set verification equipment through the serial port is not received, prompt information that the command frame contained in the test instruction set has errors can be sent to the tester.
After receiving the prompt message, the tester may modify the command frame and the execution logic, and accordingly, after obtaining the modification information for modifying the test instruction set, update the test instruction set with the obtained modification information.
After the test instruction set is updated, testing can be performed again, namely according to execution logic contained in the updated test instruction set, a command frame contained in the updated test instruction set is sent to the test instruction set verification device through the serial port; and under the condition of receiving a test result fed back by the test instruction set verification device through the serial port, taking the updated test instruction set as a final test instruction set.
By applying the scheme provided by the embodiment of the invention, the command frame can be constructed according to the acquired frame format and data on the basis of not increasing manpower and maintenance cost, and the test instruction set is customized by utilizing the execution logic and the command frame, so that the test task is rapidly completed; and the tester can modify the test instruction set in real time according to the test effect, gradually improve the test flow and finally form a set of test flow standards. After the test instruction set is determined, the multiplexing can be rapidly carried out, and the repeated labor is avoided, so that the working efficiency can be improved to the maximum extent, the test cost is reduced, and the equipment quality is ensured.
Referring to fig. 2, a schematic structural diagram of a test instruction set generating device provided in an embodiment of the present invention is applied to a serial port tool, and the device includes:
a first obtaining module 200, configured to obtain a frame format and data included in a command frame to be constructed, where the frame format includes: frame header, version, command word, data length and frame tail;
a constructing module 210, configured to construct a command frame according to the frame format by using the acquired data;
a second obtaining module 220, configured to obtain execution logic between the constructed command frames;
a generating module 230 for generating a set of test instructions in conjunction with the constructed command frame and the execution logic.
In an implementation manner of the embodiment of the present invention, the generating module 230 is configured to generate the first reference signal
Establishing connection with a test instruction set verification device through a serial port;
sending a command frame contained in the test instruction set to the test instruction set verification equipment through the serial port according to the execution logic;
and under the condition of receiving a test result fed back by the test instruction set verification device through the serial port, generating a test instruction set by combining the constructed command frame and the execution logic.
In an implementation manner of the embodiment of the present invention, the apparatus further includes:
and the sending module is used for sending a prompt message that the command frame contained in the test instruction set has errors to a tester under the condition that the test result fed back by the test instruction set verification device through the serial port is not received.
In an implementation manner of the embodiment of the present invention, the apparatus further includes:
the third acquisition module is used for acquiring correction information used for correcting the test instruction set;
and the correction module is used for updating the test instruction set by using the acquired correction information.
In an implementation manner of the embodiment of the present invention, the apparatus further includes:
according to execution logic contained in the updated test instruction set, sending a command frame contained in the updated test instruction set to the test instruction set verification equipment through the serial port;
and the confirmation module is used for taking the updated test instruction set as a final test instruction set under the condition of receiving the test result fed back by the test instruction set verification device through the serial port.
By applying the scheme provided by the embodiment of the invention, the command frame can be constructed according to the acquired frame format and data on the basis of not increasing manpower and maintenance cost, and the test instruction set is customized by utilizing the execution logic and the command frame, so that the test task is rapidly completed; and the tester can modify the test instruction set in real time according to the test effect, gradually improve the test flow and finally form a set of test flow standards. After the test instruction set is determined, the multiplexing can be rapidly carried out, and the repeated labor is avoided, so that the working efficiency can be improved to the maximum extent, the test cost is reduced, and the equipment quality is ensured.
An embodiment of the present invention further provides an electronic device, as shown in fig. 3, including a processor 001, a communication interface 002, a memory 003 and a communication bus 004, where the processor 001, the communication interface 002 and the memory 003 complete mutual communication through the communication bus 004,
a memory 003 for storing processor-executable instructions;
the processor 001, when executing the instructions stored in the memory 003, is configured to implement the method for generating a test instruction set according to any one of the above embodiments, wherein the method includes:
acquiring a frame format and data contained in a command frame to be constructed, wherein the frame format comprises: frame header, version, command word, data length and frame tail;
constructing a command frame according to the frame format by using the acquired data;
acquiring execution logic between the constructed command frames;
generating a set of test instructions in conjunction with the constructed command frame and the execution logic.
By applying the scheme provided by the embodiment of the invention, the command frame can be constructed according to the acquired frame format and data on the basis of not increasing manpower and maintenance cost, and the test instruction set is customized by utilizing the execution logic and the command frame, so that the test task is rapidly completed; and the tester can modify the test instruction set in real time according to the test effect, gradually improve the test flow and finally form a set of test flow standards. After the test instruction set is determined, the multiplexing can be rapidly carried out, and the repeated labor is avoided, so that the working efficiency can be improved to the maximum extent, the test cost is reduced, and the equipment quality is ensured.
The communication bus mentioned in the electronic device may be a Peripheral Component Interconnect (PCI) bus, an Extended Industry Standard Architecture (EISA) bus, or the like. The communication bus may be divided into an address bus, a data bus, a control bus, etc. For ease of illustration, only one thick line is shown, but this does not mean that there is only one bus or one type of bus.
The communication interface is used for communication between the electronic equipment and other equipment.
The Memory may include a Random Access Memory (RAM) or a Non-Volatile Memory (NVM), such as at least one disk Memory. Optionally, the memory may also be at least one memory device located remotely from the processor.
The Processor may be a general-purpose Processor, including a Central Processing Unit (CPU), a Network Processor (NP), and the like; but may also be a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other Programmable logic device, discrete Gate or transistor logic device, discrete hardware component.
In another embodiment of the present invention, a computer-readable storage medium is further provided, in which a computer program is stored, and the computer program, when executed by a processor, implements a method for generating a test instruction set according to any one of the above methods, where the method includes:
acquiring a frame format and data contained in a command frame to be constructed, wherein the frame format comprises: frame header, version, command word, data length and frame tail;
constructing a command frame according to the frame format by using the acquired data;
acquiring execution logic between the constructed command frames;
generating a set of test instructions in conjunction with the constructed command frame and the execution logic.
By applying the scheme provided by the embodiment of the invention, the command frame can be constructed according to the acquired frame format and data on the basis of not increasing manpower and maintenance cost, and the test instruction set is customized by utilizing the execution logic and the command frame, so that the test task is rapidly completed; and the tester can modify the test instruction set in real time according to the test effect, gradually improve the test flow and finally form a set of test flow standards. After the test instruction set is determined, the multiplexing can be rapidly carried out, and the repeated labor is avoided, so that the working efficiency can be improved to the maximum extent, the test cost is reduced, and the equipment quality is ensured.
In another embodiment, the present invention further provides a computer program product containing instructions, which when run on a computer, causes the computer to execute the method for generating a test instruction set according to any one of the above embodiments, wherein the method includes:
acquiring a frame format and data contained in a command frame to be constructed, wherein the frame format comprises: frame header, version, command word, data length and frame tail;
constructing a command frame according to the frame format by using the acquired data;
acquiring execution logic between the constructed command frames;
generating a set of test instructions in conjunction with the constructed command frame and the execution logic.
By applying the scheme provided by the embodiment of the invention, the command frame can be constructed according to the acquired frame format and data on the basis of not increasing manpower and maintenance cost, and the test instruction set is customized by utilizing the execution logic and the command frame, so that the test task is rapidly completed; and the tester can modify the test instruction set in real time according to the test effect, gradually improve the test flow and finally form a set of test flow standards. After the test instruction set is determined, the multiplexing can be rapidly carried out, and the repeated labor is avoided, so that the working efficiency can be improved to the maximum extent, the test cost is reduced, and the equipment quality is ensured.
The computer instructions may be stored in or transmitted from one computer-readable storage medium to another computer-readable storage medium, e.g., from one website site, computer, server, or data center via a wired (e.g., coaxial cable, optical fiber, digital subscriber line (DS L)) or wireless (e.g., infrared, wireless, microwave, etc.) manner to another website site, computer, server, or data center.
It is noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
In this application, the terms "upper", "lower", "inner", "middle", "outer", "front", "rear", and the like indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings. These terms are used primarily to better describe the present application and its embodiments, and are not used to limit the indicated devices, elements or components to a particular orientation or to be constructed and operated in a particular orientation.
Moreover, some of the above terms may be used to indicate other meanings besides the orientation or positional relationship, for example, the term "on" may also be used to indicate some kind of attachment or connection relationship in some cases. The specific meaning of these terms in this application will be understood by those of ordinary skill in the art as appropriate.
Furthermore, the terms "disposed," "connected," "disposed," and "communicating" are to be construed broadly. For example, "connected" may be a fixed connection, a detachable connection, or a unitary construction; can be a mechanical connection, or an electrical connection; may be directly connected, or indirectly connected through intervening media, or may be in internal communication between two devices, elements or components. The specific meaning of the above terms in the present application can be understood by those of ordinary skill in the art as appropriate.
It should be noted that the embodiments and features of the embodiments in the present application may be combined with each other without conflict.
All the embodiments in the present specification are described in a related manner, and the same and similar parts among the embodiments may be referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, as for the device and electronic apparatus embodiments, since they are substantially similar to the method embodiments, the description is relatively simple, and reference may be made to some descriptions of the method embodiments for relevant points.
The above description is only for the preferred embodiment of the present invention, and is not intended to limit the scope of the present invention. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention shall fall within the protection scope of the present invention.

Claims (10)

1. A method for generating a test instruction set is applied to a serial port tool, and comprises the following steps:
acquiring a frame format and data contained in a command frame to be constructed, wherein the frame format comprises: frame header, version, command word, data length and frame tail;
constructing a command frame according to the frame format by using the acquired data;
acquiring execution logic between the constructed command frames;
generating a set of test instructions in conjunction with the constructed command frame and the execution logic.
2. The generation method of claim 1, wherein the step of generating a set of test instructions in conjunction with the constructed command frame and the execution logic comprises:
establishing connection with a test instruction set verification device through a serial port;
sending a command frame contained in the test instruction set to the test instruction set verification equipment through the serial port according to the execution logic;
and under the condition of receiving a test result fed back by the test instruction set verification device through the serial port, generating a test instruction set by combining the constructed command frame and the execution logic.
3. The generation method of claim 2, wherein the method further comprises:
and sending a prompt message that the command frame contained in the test instruction set has errors to a tester under the condition that a test result fed back by the test instruction set verification device through the serial port is not received.
4. The generation method of claim 3, wherein the method further comprises:
acquiring correction information for correcting the test instruction set;
updating the set of test instructions with the retrieved revision information.
5. The generation method of claim 4, wherein the method further comprises:
according to execution logic contained in the updated test instruction set, sending a command frame contained in the updated test instruction set to the test instruction set verification equipment through the serial port;
and under the condition of receiving the test result fed back by the test instruction set verification equipment through the serial port, taking the updated test instruction set as a final test instruction set.
6. A generation device of a test instruction set is applied to a serial port tool, and comprises:
the first obtaining module is used for obtaining a frame format and data contained in a command frame to be constructed, wherein the frame format comprises: frame header, version, command word, data length and frame tail;
the building module is used for building a command frame according to the frame format by using the acquired data;
the second acquisition module is used for acquiring execution logic between the constructed command frames;
and the generating module is used for combining the constructed command frame with the execution logic to generate a test instruction set.
7. The apparatus of claim 6, wherein the generating means is to generate
Establishing connection with a test instruction set verification device through a serial port;
sending a command frame contained in the test instruction set to the test instruction set verification equipment through the serial port according to the execution logic;
and under the condition of receiving a test result fed back by the test instruction set verification device through the serial port, generating a test instruction set by combining the constructed command frame and the execution logic.
8. The apparatus of claim 7, wherein the apparatus further comprises:
and the sending module is used for sending a prompt message that the command frame contained in the test instruction set has errors to a tester under the condition that the test result fed back by the test instruction set verification device through the serial port is not received.
9. The apparatus of claim 8, wherein the apparatus further comprises:
the third acquisition module is used for acquiring correction information used for correcting the test instruction set;
and the correction module is used for updating the test instruction set by using the acquired correction information.
10. An electronic device is characterized by comprising a processor, a communication interface, a memory and a communication bus, wherein the processor and the communication interface are used for realizing mutual communication by the memory through the communication bus;
a memory for storing processor-executable instructions;
a processor for implementing the method of generating a test instruction set according to any one of claims 1 to 5 when executing instructions stored in a memory.
CN202010284076.7A 2020-04-13 2020-04-13 Method and device for generating test instruction set and electronic equipment Active CN111506501B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010284076.7A CN111506501B (en) 2020-04-13 2020-04-13 Method and device for generating test instruction set and electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010284076.7A CN111506501B (en) 2020-04-13 2020-04-13 Method and device for generating test instruction set and electronic equipment

Publications (2)

Publication Number Publication Date
CN111506501A true CN111506501A (en) 2020-08-07
CN111506501B CN111506501B (en) 2023-09-26

Family

ID=71869281

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010284076.7A Active CN111506501B (en) 2020-04-13 2020-04-13 Method and device for generating test instruction set and electronic equipment

Country Status (1)

Country Link
CN (1) CN111506501B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112559039A (en) * 2020-12-03 2021-03-26 类人思维(山东)智慧科技有限公司 Instruction set generation method and system for computer programming
CN114500350A (en) * 2021-12-27 2022-05-13 中国航天空气动力技术研究院 Ground station instruction verification system

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1755643A (en) * 2004-09-27 2006-04-05 华为技术有限公司 Software testing method
US20060161828A1 (en) * 2005-01-19 2006-07-20 Chih-Wen Lin Digital logic test method to systematically approach functional coverage completely and related apparatus and system
US20060195681A1 (en) * 2004-12-06 2006-08-31 Arm Limited Test program instruction generation
CN1963785A (en) * 2006-12-12 2007-05-16 北京中星微电子有限公司 System and method for testing software
US20070162796A1 (en) * 2006-01-10 2007-07-12 Mediatek Inc. Method and portable device for testing electronic device
CN101128007A (en) * 2007-09-21 2008-02-20 中兴通讯股份有限公司 Testing method for mobile communication terminal
US20080235550A1 (en) * 2007-03-21 2008-09-25 Advantest Corporation Test apparatus and electronic device
US20140115568A1 (en) * 2012-10-19 2014-04-24 Northrop Grumman Systems Corporation Generating a diverse program
US20140281397A1 (en) * 2013-03-15 2014-09-18 Maxim Loktyukhin Fusible instructions and logic to provide or-test and and-test functionality using multiple test sources
CN106330593A (en) * 2015-07-01 2017-01-11 中兴通讯股份有限公司 Protocol detection method and device
CN107219472A (en) * 2017-06-08 2017-09-29 杭州茂力半导体技术有限公司 A kind of method and system of automatic test voltage-stablizer
CN108923999A (en) * 2018-05-31 2018-11-30 苏州蜗牛数字科技股份有限公司 A kind of net surfing server automatic performance test method and system
CN109032874A (en) * 2018-08-15 2018-12-18 郑州云海信息技术有限公司 A kind of memory pressure test method, device, terminal and storage medium
CN109840206A (en) * 2018-12-26 2019-06-04 深圳壹账通智能科技有限公司 Data test method, apparatus, terminal and storage medium
CN109976992A (en) * 2017-12-27 2019-07-05 航天信息股份有限公司 A kind of automatic software test method and system
CN110275818A (en) * 2018-03-13 2019-09-24 龙芯中科技术有限公司 Method of generating test program, device and storage medium
CN110781074A (en) * 2019-09-18 2020-02-11 平安银行股份有限公司 Automatic testing method and device and storage medium
CN110795330A (en) * 2018-08-03 2020-02-14 北京京东尚科信息技术有限公司 Monkey pressure testing method and device

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1755643A (en) * 2004-09-27 2006-04-05 华为技术有限公司 Software testing method
US20060195681A1 (en) * 2004-12-06 2006-08-31 Arm Limited Test program instruction generation
US20060161828A1 (en) * 2005-01-19 2006-07-20 Chih-Wen Lin Digital logic test method to systematically approach functional coverage completely and related apparatus and system
US20070162796A1 (en) * 2006-01-10 2007-07-12 Mediatek Inc. Method and portable device for testing electronic device
CN1963785A (en) * 2006-12-12 2007-05-16 北京中星微电子有限公司 System and method for testing software
US20080235550A1 (en) * 2007-03-21 2008-09-25 Advantest Corporation Test apparatus and electronic device
CN101128007A (en) * 2007-09-21 2008-02-20 中兴通讯股份有限公司 Testing method for mobile communication terminal
US20140115568A1 (en) * 2012-10-19 2014-04-24 Northrop Grumman Systems Corporation Generating a diverse program
US20140281397A1 (en) * 2013-03-15 2014-09-18 Maxim Loktyukhin Fusible instructions and logic to provide or-test and and-test functionality using multiple test sources
CN106330593A (en) * 2015-07-01 2017-01-11 中兴通讯股份有限公司 Protocol detection method and device
CN107219472A (en) * 2017-06-08 2017-09-29 杭州茂力半导体技术有限公司 A kind of method and system of automatic test voltage-stablizer
CN109976992A (en) * 2017-12-27 2019-07-05 航天信息股份有限公司 A kind of automatic software test method and system
CN110275818A (en) * 2018-03-13 2019-09-24 龙芯中科技术有限公司 Method of generating test program, device and storage medium
CN108923999A (en) * 2018-05-31 2018-11-30 苏州蜗牛数字科技股份有限公司 A kind of net surfing server automatic performance test method and system
CN110795330A (en) * 2018-08-03 2020-02-14 北京京东尚科信息技术有限公司 Monkey pressure testing method and device
CN109032874A (en) * 2018-08-15 2018-12-18 郑州云海信息技术有限公司 A kind of memory pressure test method, device, terminal and storage medium
CN109840206A (en) * 2018-12-26 2019-06-04 深圳壹账通智能科技有限公司 Data test method, apparatus, terminal and storage medium
CN110781074A (en) * 2019-09-18 2020-02-11 平安银行股份有限公司 Automatic testing method and device and storage medium

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112559039A (en) * 2020-12-03 2021-03-26 类人思维(山东)智慧科技有限公司 Instruction set generation method and system for computer programming
CN114500350A (en) * 2021-12-27 2022-05-13 中国航天空气动力技术研究院 Ground station instruction verification system
CN114500350B (en) * 2021-12-27 2024-02-06 中国航天空气动力技术研究院 Ground station instruction verification system

Also Published As

Publication number Publication date
CN111506501B (en) 2023-09-26

Similar Documents

Publication Publication Date Title
CN107608889B (en) Method and system for automatically generating test script
CN111159049B (en) Automatic interface testing method and system
CN109768970B (en) Configurable universal protocol generation method
CN108347356B (en) Multi-protocol unit testing method and device, electronic equipment and storage medium
CN111506501A (en) Test instruction set generation method and device and electronic equipment
CN105120483B (en) Automatic testing method and system for compatibility of smart card and mobile terminal
CN107748718B (en) Application program testing method and device and server
CN110798380A (en) Data acquisition method, system, device, test equipment and test server
CN111338616A (en) Protocol analysis code generation method and device and electronic equipment
CN113468070A (en) Consistency test method for vehicle-mounted Ethernet
CN105117340B (en) URL detection methods and device for iOS browser application quality evaluations
CN112115055A (en) Multi-machine automatic testing method and device and computer equipment
CN110098959B (en) Industrial control protocol interactive behavior modeling method, device, system and storage medium
CN112115049A (en) Application program testing method, device, equipment and computer readable storage medium
CN109656791B (en) gPC performance test method and device based on Jmeter
CN113312260B (en) Interface test method, device, equipment and storage medium
CN107509215A (en) A kind of wireless authentication automated testing method and system
CN116991733A (en) Interface testing method, device and medium
CN112788576A (en) Equipment offline processing method and system, storage medium and electronic device
CN116090252A (en) Matlab-based method, device, equipment and medium for automatically generating input interface model
WO2022134582A1 (en) Browser page test method and apparatus, computer device, and storage medium
CN114285739A (en) Node information batch configuration method, device, terminal and storage medium
CN111522553B (en) Data processing method and device, electronic equipment and storage medium
CN113626392A (en) Method and device for updating document data, electronic equipment and storage medium
CN111585804A (en) Router automatic configuration system, router automatic configuration method and automatic test system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant