CN111309660A - Host device, terminal device and data interaction system - Google Patents

Host device, terminal device and data interaction system Download PDF

Info

Publication number
CN111309660A
CN111309660A CN202010096381.3A CN202010096381A CN111309660A CN 111309660 A CN111309660 A CN 111309660A CN 202010096381 A CN202010096381 A CN 202010096381A CN 111309660 A CN111309660 A CN 111309660A
Authority
CN
China
Prior art keywords
interface
signal
power
bias voltage
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010096381.3A
Other languages
Chinese (zh)
Other versions
CN111309660B (en
Inventor
钟宝万
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Lianzhou International Technology Co Ltd
Original Assignee
Shenzhen Puwei Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Puwei Technology Co ltd filed Critical Shenzhen Puwei Technology Co ltd
Priority to CN202010096381.3A priority Critical patent/CN111309660B/en
Publication of CN111309660A publication Critical patent/CN111309660A/en
Application granted granted Critical
Publication of CN111309660B publication Critical patent/CN111309660B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

The invention relates to the technical field of communication, and discloses a host device, a terminal device and a data interaction system, wherein a data signal is sent to a coupling module through a data sending module of the host device, a power supply module of the host device sends a first power supply signal to the coupling module and sends a second power supply signal to a first interface, the coupling module of the host device couples the data signal and the first power supply signal, the second power supply signal, the coupled data signal and the coupled first power supply signal are transmitted to a second interface of the terminal device through the first interface of the host device, so that the second power supply signal is transmitted to a power receiving module of the terminal device through the second interface, the coupled data signal and the first power supply signal are decoupled by a decoupling module of the terminal device, the decoupled data signal is transmitted to a data receiving module of the terminal device, and the decoupled first power supply signal is transmitted to the power receiving module, therefore, the power transmission path is increased, and the overall power transmission capability is improved.

Description

Host device, terminal device and data interaction system
Technical Field
The present invention relates to the field of communications technologies, and in particular, to a host device, a terminal device, and a data interaction system.
Background
At present, a host device (such as a computer, a router, etc.) supplies power to a terminal device (such as a wireless network card, a mouse, a keyboard, etc.) through pluggable interfaces such as mini PCIE and USB, and communicates with the terminal device, however, the power supply capability of the interfaces such as mini PCIE and USB is limited, and when the power supply capability cannot meet the requirement of an external device, the external device cannot normally operate.
Disclosure of Invention
The embodiment of the invention aims to provide a host device, a terminal device and a data interaction system, which can improve the power transmission capability.
In order to solve the foregoing technical problem, an embodiment of the present invention provides a host device, including a data sending module, a power supply module, a coupling module, and a first interface;
the data sending module is used for sending a data signal to the coupling module;
the power supply module is used for sending a first power supply signal to the coupling module and sending a second power supply signal to the first interface;
the coupling module is used for coupling the data signal and the first power supply signal;
the first interface is used for transmitting the coupled data signal and the first power signal to a second interface of the terminal device, so that the second interface of the terminal device transmits the coupled data signal and the first power signal to a decoupling module of the terminal device and transmits the second power signal to a power receiving module of the terminal device; the decoupling module is used for decoupling the coupled data signal and the first power signal, transmitting the decoupled data signal to a data receiving module of the terminal device, and transmitting the decoupled first power signal to the power receiving module.
Preferably, the first power signal comprises a first bias voltage and a second bias voltage; the first interface and the second interface respectively comprise a positive end for sending differential signals, a negative end for sending differential signals, a positive end for receiving differential signals and a negative end for receiving differential signals;
the positive sending differential signal terminal and the negative sending differential signal terminal of the first interface are respectively used for being correspondingly connected with the positive receiving differential signal terminal and the negative receiving differential signal terminal of the second interface so as to transmit the first bias voltage to the second interface;
the positive receiving differential signal terminal and the negative receiving differential signal terminal of the first interface are respectively used for being correspondingly connected with the positive sending differential signal terminal and the negative sending differential signal terminal of the second interface so as to transmit the second bias voltage to the second interface.
As a preferred scheme, the first interface and the second interface are both USB interfaces, the first bias voltage is a USB + bias voltage, and the second bias voltage is a USB-bias voltage;
the positive end of the transmitting differential signal is an SSTP + end of the USB interface, the negative end of the transmitting differential signal is an SSTX-end of the USB interface, the positive end of the receiving differential signal is an SSRXP + end of the USB interface, and the negative end of the receiving differential signal is an SSRXM-end of the USB interface.
As a preferred scheme, the first interface and the second interface are Mini PCIE interfaces, the first bias voltage is 3.3V bias voltage, and the second bias voltage is GND bias voltage;
the positive end of the sending differential signal is a PCIE Tx + end of the Mini PCIE interface, the negative end of the sending differential signal is a PCIE Tx-end of the Mini PCIE interface, the positive end of the receiving differential signal is a PCIE Rx + end of the Mini PCIE interface, and the negative end of the receiving differential signal is a PCIE Rx-end of the Mini PCIE interface.
Preferably, the first interface and the second interface further include a first power end and a second power end, respectively;
the first power end and the second power end of the first interface are respectively used for being correspondingly connected with the first power end and the second power end of the second interface so as to transmit the second power signal to the second interface.
In order to solve the same technical problem, an embodiment of the present invention further provides a terminal device, including a second interface, a decoupling module, a data receiving module, and a power receiving module;
the second interface is used for receiving a coupled data signal and a first power supply signal; the coupled data signal and the first power supply signal are transmitted to the second interface through the first interface of the host device after being coupled by the coupling module of the host device;
the second interface is further configured to transmit the coupled data signal and the first power signal to the decoupling module; transmitting a second power signal to the powered module; the second power signal is transmitted to the second interface by the power supply module of the host device through the first interface of the host device;
the decoupling module is used for decoupling the coupled data signal and the first power signal, transmitting the decoupled data signal to the data receiving module, and transmitting the decoupled first power signal to the power receiving module.
Preferably, the first power signal comprises a first bias voltage and a second bias voltage; the first interface and the second interface respectively comprise a positive end for sending differential signals, a negative end for sending differential signals, a positive end for receiving differential signals and a negative end for receiving differential signals;
the positive sending differential signal terminal and the negative sending differential signal terminal of the second interface are respectively used for being correspondingly connected with the positive receiving differential signal terminal and the negative receiving differential signal terminal of the first interface so as to receive the first bias voltage transmitted by the first interface;
the positive receiving differential signal terminal and the negative receiving differential signal terminal of the second interface are respectively used for being correspondingly connected with the positive sending differential signal terminal and the negative sending differential signal terminal of the first interface so as to receive the second bias voltage transmitted by the first interface.
As a preferred scheme, the first interface and the second interface are both USB interfaces, the first bias voltage is a USB + bias voltage, and the second bias voltage is a USB-bias voltage;
the positive end of the transmitting differential signal is an SSTP + end of the USB interface, the negative end of the transmitting differential signal is an SSTX-end of the USB interface, the positive end of the receiving differential signal is an SSRXP + end of the USB interface, and the negative end of the receiving differential signal is an SSRXM-end of the USB interface.
As a preferred scheme, the first interface and the second interface are Mini PCIE interfaces, the first bias voltage is 3.3V bias voltage, and the second bias voltage is GND bias voltage;
the positive end of the sending differential signal is a PCIE Tx + end of the Mini PCIE interface, the negative end of the sending differential signal is a PCIE Tx-end of the Mini PCIE interface, the positive end of the receiving differential signal is a PCIE Rx + end of the Mini PCIE interface, and the negative end of the receiving differential signal is a PCIE Rx-end of the Mini PCIE interface.
Preferably, the first interface and the second interface further include a first power end and a second power end, respectively;
the first power end and the second power end of the second interface are respectively used for being correspondingly connected with the first power end and the second power end of the first interface so as to receive the second power signal transmitted by the first interface.
In order to solve the same technical problem, an embodiment of the present invention further provides a data interaction system, including the host device and the terminal device.
The embodiment of the invention has the following beneficial effects:
the embodiment of the invention provides a host device, a terminal device and a data interaction system, wherein a data signal is sent to a coupling module by a data sending module of the host device, a first power supply signal is sent to the coupling module by a power supply module of the host device, a second power supply signal is sent to a first interface by the coupling module of the host device, the data signal and the first power supply signal are coupled by the coupling module of the host device, the second power supply signal, the coupled data signal and the coupled first power supply signal are transmitted to a second interface of the terminal device by the first interface of the host device, so that the second interface of the terminal device transmits the second power supply signal to a power receiving module of the terminal device and transmits the coupled data signal and the coupled first power supply signal to a decoupling module of the terminal device, the decoupling module decouples the coupled data signal and the coupled first power supply signal and transmits the decoupled data signal to a data receiving module of the terminal device, the decoupled first power supply signal is transmitted to the power receiving module, so that a power supply transmission path is increased, the interface is fully utilized for power supply transmission, and the whole power supply transmission capability is improved.
Drawings
FIG. 1 is a schematic structural diagram of a data interaction system in an embodiment of the present invention;
FIG. 2 is a pin diagram of a USB interface according to an embodiment of the present invention;
fig. 3 is a pin diagram of a Mini PCIE interface in the embodiment of the present invention;
101, a first interface; 102. a coupling module; 103. a data transmission module; 104. a power supply module; 201. a second interface; 202. a decoupling module; 203. a data receiving module; 204. a power receiving module.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Please refer to fig. 1, which is a schematic structural diagram of a data interaction system according to an embodiment of the present invention.
The data interaction system provided by the embodiment of the invention comprises host equipment and terminal equipment.
The host device comprises a data sending module 103, a power supply module 104, a coupling module 102 and a first interface 101;
the data sending module 103 is configured to send a data signal to the coupling module 102;
the power supply module 104 is configured to send a first power signal to the coupling module 102 and send a second power signal to the first interface 101;
the coupling module 102 is configured to couple the data signal and the first power signal;
the first interface 101 is configured to transmit the coupled data signal and the first power signal to a second interface 201 of the terminal device, so that the second interface 201 of the terminal device transmits the coupled data signal and the first power signal to a decoupling module 202 of the terminal device, and transmits the second power signal to a powered module 204 of the terminal device; the decoupling module 202 is configured to decouple the coupled data signal and the first power signal, transmit the decoupled data signal to the data receiving module 203 of the terminal device, and transmit the decoupled first power signal to the power receiving module 204.
In the embodiment of the present invention, a data signal is sent to the coupling module 102 through the data sending module 103 of the host device, the power supply module 104 of the host device sends a first power signal to the coupling module 102 and sends a second power signal to the first interface 101, the coupling module 102 of the host device couples the data signal and the first power signal, and then the first interface 101 of the host device transmits the second power signal and the coupled data signal and first power signal to the second interface 201 of the terminal device, so that the second interface 201 of the terminal device transmits the second power signal to the power receiving module 204 of the terminal device and transmits the coupled data signal and first power signal to the decoupling module 202 of the terminal device, the decoupling module 202 decouples the coupled data signal and first power signal and transmits the decoupled data signal to the data receiving module 203 of the terminal device, the decoupled first power signal is transmitted to the power receiving module 204, so that a power transmission path is increased, an interface is fully utilized for power transmission, and the overall power transmission capability is improved.
In a specific implementation, the coupling module 102 may be specifically implemented by a coupling circuit, and the decoupling module 202 may be specifically implemented by a decoupling circuit. The first interface 101 and the second interface 201 may specifically be slots, and the host device and the terminal device are connected through a slot, such as a USB slot or a Mini PCIE slot. In the host device, a data signal from the data line network is coupled with a first power signal from the power network through the coupling module 102, that is, a dc bias is added on the basis of the original data signal line, and then the data signal is transmitted to the slot, a dc part and an ac part on the data line are separated through the decoupling module 202 of the terminal device, the dc part is a power supply, the ac part is a transmitted data signal, the decoupled ac part is transmitted to the data line network of the terminal device, and the decoupled dc part is transmitted to the power network of the terminal device, so as to supply power to the terminal device. Therefore, power transmission is carried out by the data line, a power transmission path is increased, power transmission is carried out by the data line besides the original power loop, energy loss on the power path is reduced, and power transmission efficiency is improved.
In an embodiment of the present invention, the first power supply signal includes a first bias voltage and a second bias voltage; the first interface 101 and the second interface 201 each include a positive terminal for sending differential signals, a negative terminal for sending differential signals, a positive terminal for receiving differential signals, and a negative terminal for receiving differential signals;
the positive sending differential signal terminal and the negative sending differential signal terminal of the first interface 101 are respectively used for being correspondingly connected with the positive receiving differential signal terminal and the negative receiving differential signal terminal of the second interface 201, so as to transmit the first bias voltage to the second interface 201;
the positive receiving differential signal terminal and the negative receiving differential signal terminal of the first interface 101 are respectively used for being correspondingly connected with the positive sending differential signal terminal and the negative sending differential signal terminal of the second interface 201, so as to transmit the second bias voltage to the second interface 201.
In the specific implementation, the first power signal is loaded on the differential signal of the data line, so that power transmission is performed through the data line, energy loss on a power path is reduced, and power transmission efficiency is improved.
In the embodiment of the present invention, the first interface 101 and the second interface 201 further include a first power terminal and a second power terminal, respectively; the first power end and the second power end of the first interface 101 are respectively used for being correspondingly connected with the first power end and the second power end of the second interface 201, so as to transmit the second power signal to the second interface 201. In one embodiment, the original power circuit is retained by transmitting the second power signal to the second interface 201 via the first power terminal and the second power terminal of the first interface 101.
It should be noted that the first power end and the second power end refer to pins of an original interface for transmitting a power signal, please refer to fig. 2, for example, in a USB3.0 interface, the first power end and the second power end refer to a USB + end and a USB-end, respectively, which are used for transmitting the second power signal to reserve a power transmission path of the original interface.
In an alternative embodiment, as shown in fig. 1 and fig. 2, the first interface 101 and the second interface 201 are both USB interfaces, the first bias voltage is a USB + bias voltage, and the second bias voltage is a USB-bias voltage;
the positive end of the transmitting differential signal is an SSTP + end of the USB interface, the negative end of the transmitting differential signal is an SSTX-end of the USB interface, the positive end of the receiving differential signal is an SSRXP + end of the USB interface, and the negative end of the receiving differential signal is an SSRXM-end of the USB interface.
In a specific implementation, the SSTXP + terminal of the first interface 101 is connected to the SSRXP + terminal of the second interface 201, and the SSTXM-terminal of the first interface 101 is connected to the SSRXM-terminal of the second interface 201, so as to transmit the USB + bias voltage to the second interface 201;
the SSRXP + terminal of the first interface 101 is correspondingly connected with the SSTXP + terminal of the second interface 201, and the SSRXM-terminal of the first interface 101 is connected with the SSTXM-terminal of the second interface 201, so as to transmit the USB-bias voltage to the second interface 201.
In a specific application, the USB interface may be a USB3.0 interface, and the USB3.0 interface includes three pairs of differential signals, where SSTXP + and SSTXM-are TX line pairs, SSRXP + and SSRXM-are RX line pairs, DP + and DM-are USB 2.0 differential data signals, and USB + and USB-are +5V power networks. In the host equipment, a first power supply signal is loaded to the SSTX and SSRX wire pair through the coupling module 102, USB + bias voltage is added to the SSTX + and SSXM-, and USB-bias voltage is loaded to the SSRXP + and SSRXM-.
With reference to fig. 1 and fig. 3, in another optional implementation manner, the first interface 101 and the second interface 201 are Mini PCIE interfaces, the first bias voltage is a 3.3V bias voltage, and the second bias voltage is a GND bias voltage;
the positive end of the sending differential signal is a PCIE Tx + end of the Mini PCIE interface, the negative end of the sending differential signal is a PCIE Tx-end of the Mini PCIE interface, the positive end of the receiving differential signal is a PCIE Rx + end of the Mini PCIE interface, and the negative end of the receiving differential signal is a PCIE Rx-end of the Mini PCIE interface.
In a specific implementation, the PCIE Tx + end of the first interface 101 is connected to the PCIE Rx + end of the second interface 201, and the PCIE Tx-end of the first interface 101 is connected to the PCIE Rx-end of the second interface 201, so as to transmit the 3.3V bias voltage to the second interface 201;
the PCIE Rx + end of the first interface 101 is connected to the PCIE Tx + end of the second interface 201, and the PCIE Rx-end of the first interface 101 is connected to the PCIE Tx-end of the second interface 201, so as to transmit the GND bias voltage to the second interface 201.
In a specific application, the Mini PCIE interface includes a plurality of pairs of differential signals, where PIN31\33 is a PCIE TX line pair, PIN23\25 is a PCIE RX line pair, and 3.3V + and GND are +3.3V power networks. In the host device, 3.3V + and GND power are loaded onto the TX and RX line pairs through the coupling module 102, a +3.3V bias voltage is added to the PINs 31 and 33, and the PINs 23 and 25 load the GND bias voltage. In the terminal device, the data signal may be separated from the first power signal by the decoupling module 202.
Correspondingly, the terminal device comprises a second interface 201, a decoupling module 202, a data receiving module 203 and a power receiving module 204;
the second interface 201 is configured to receive a coupled data signal and a first power signal; the coupled data signal and the first power signal are transmitted to the second interface 201 through the first interface 101 of the host device after being coupled by the coupling module 102 of the host device, the data signal being transmitted by the data transmission module 103 of the host device and the first power signal being transmitted by the power supply module 104 of the host device;
the second interface 201 is further configured to transmit the coupled data signal and the first power signal to the decoupling module 202; transmitting a second power signal to the powered module 204; the second power signal is transmitted to the second interface 201 by the power supply module 104 of the host device via the first interface 101 of the host device;
the decoupling module 202 is configured to decouple the coupled data signal and the first power signal, transmit the decoupled data signal to the data receiving module 203, and transmit the decoupled first power signal to the power receiving module 204.
In an embodiment of the present invention, the first power supply signal includes a first bias voltage and a second bias voltage; the first interface 101 and the second interface 201 each include a positive terminal for sending differential signals, a negative terminal for sending differential signals, a positive terminal for receiving differential signals, and a negative terminal for receiving differential signals;
the positive sending differential signal terminal and the negative sending differential signal terminal of the second interface 201 are respectively used for being correspondingly connected with the positive receiving differential signal terminal and the negative receiving differential signal terminal of the first interface 101 so as to receive the first bias voltage transmitted by the first interface 101;
the positive receiving differential signal terminal and the negative receiving differential signal terminal of the second interface 201 are respectively used for being correspondingly connected with the positive sending differential signal terminal and the negative sending differential signal terminal of the first interface 101, so as to receive the second bias voltage transmitted by the first interface 101.
In the embodiment of the present invention, the first interface 101 and the second interface 201 further include a first power terminal and a second power terminal, respectively;
the first power end and the second power end of the second interface 201 are respectively used for being correspondingly connected with the first power end and the second power end of the first interface 101, so as to receive the second power signal transmitted by the first interface 101.
It should be noted that the first power end and the second power end refer to pins of an original interface for transmitting a power signal, please refer to fig. 2, for example, in a USB3.0 interface, the first power end and the second power end refer to a USB + end and a USB-end, respectively, which are used for transmitting the second power signal to reserve a power transmission path of the original interface.
In an alternative embodiment, as shown in fig. 1 and fig. 2, the first interface 101 and the second interface 201 are both USB interfaces, the first bias voltage is a USB + bias voltage, and the second bias voltage is a USB-bias voltage;
the positive end of the transmitting differential signal is an SSTP + end of the USB interface, the negative end of the transmitting differential signal is an SSTX-end of the USB interface, the positive end of the receiving differential signal is an SSRXP + end of the USB interface, and the negative end of the receiving differential signal is an SSRXM-end of the USB interface.
With reference to fig. 1 and fig. 3, in another optional implementation manner, the first interface 101 and the second interface 201 are Mini PCIE interfaces, the first bias voltage is a 3.3V bias voltage, and the second bias voltage is a GND bias voltage;
the positive end of the sending differential signal is a PCIE Tx + end of the Mini PCIE interface, the negative end of the sending differential signal is a PCIE Tx-end of the Mini PCIE interface, the positive end of the receiving differential signal is a PCIE Rx + end of the MiniPCIE interface, and the negative end of the receiving differential signal is a PCIE Rx-end of the Mini PCIE interface.
To sum up, the embodiment of the present invention provides a host device, a terminal device and a data interaction system, a data signal is sent to a coupling module 102 through a data sending module 103 of the host device, a power supply module 104 of the host device sends a first power signal to the coupling module 102 and sends a second power signal to a first interface 101, the coupling module 102 of the host device couples the data signal and the first power signal, and then the second power signal and the coupled data signal and the coupled first power signal are transmitted to a second interface 201 of the terminal device through the first interface 101 of the host device, so that the second interface 201 of the terminal device transmits the second power signal to a power receiving module 204 of the terminal device and transmits the coupled data signal and the coupled first power signal to a decoupling module 202 of the terminal device, the decoupling module 202 decouples the coupled data signal and the first power signal, and the decoupled data signal is transmitted to the data receiving module 203 of the terminal device, and the decoupled first power signal is transmitted to the power receiving module 204, so that a power transmission path is increased, an interface is fully utilized for power transmission, and the overall power transmission capability is improved.
The above description is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, various modifications and substitutions can be made without departing from the technical principle of the present invention, and these modifications and substitutions should also be regarded as the protection scope of the present invention.

Claims (11)

1. The host equipment is characterized by comprising a data sending module, a power supply module, a coupling module and a first interface;
the data sending module is used for sending a data signal to the coupling module;
the power supply module is used for sending a first power supply signal to the coupling module and sending a second power supply signal to the first interface;
the coupling module is used for coupling the data signal and the first power supply signal;
the first interface is used for transmitting the coupled data signal and the first power signal to a second interface of the terminal device, so that the second interface of the terminal device transmits the coupled data signal and the first power signal to a decoupling module of the terminal device and transmits the second power signal to a power receiving module of the terminal device; the decoupling module is used for decoupling the coupled data signal and the first power signal, transmitting the decoupled data signal to a data receiving module of the terminal device, and transmitting the decoupled first power signal to the power receiving module.
2. The host device of claim 1, wherein the first power supply signal comprises a first bias voltage and a second bias voltage; the first interface and the second interface respectively comprise a positive end for sending differential signals, a negative end for sending differential signals, a positive end for receiving differential signals and a negative end for receiving differential signals;
the positive sending differential signal terminal and the negative sending differential signal terminal of the first interface are respectively used for being correspondingly connected with the positive receiving differential signal terminal and the negative receiving differential signal terminal of the second interface so as to transmit the first bias voltage to the second interface;
the positive receiving differential signal terminal and the negative receiving differential signal terminal of the first interface are respectively used for being correspondingly connected with the positive sending differential signal terminal and the negative sending differential signal terminal of the second interface so as to transmit the second bias voltage to the second interface.
3. The host device of claim 2, wherein the first interface and the second interface are both USB interfaces, the first bias voltage is a USB + bias voltage, and the second bias voltage is a USB-bias voltage;
the positive end of the transmitting differential signal is an SSTP + end of the USB interface, the negative end of the transmitting differential signal is an SSTX-end of the USB interface, the positive end of the receiving differential signal is an SSRXP + end of the USB interface, and the negative end of the receiving differential signal is an SSRXM-end of the USB interface.
4. The host device of claim 2, wherein the first interface and the second interface are minippie interfaces, the first bias voltage is a 3.3V bias voltage, and the second bias voltage is a GND bias voltage;
the positive end of the sending differential signal is a PCIE Tx + end of the MiniPCE interface, the negative end of the sending differential signal is a PCIE Tx-end of the MiniPCE interface, the positive end of the receiving differential signal is a PCIE Rx + end of the Mini PCIE interface, and the negative end of the receiving differential signal is a PCIE Rx-end of the MiniPCE interface.
5. The host device of any of claims 1-4, wherein the first interface and the second interface further comprise a first power terminal and a second power terminal, respectively;
the first power end and the second power end of the first interface are respectively used for being correspondingly connected with the first power end and the second power end of the second interface so as to transmit the second power signal to the second interface.
6. The terminal equipment is characterized by comprising a second interface, a decoupling module, a data receiving module and a power receiving module;
the second interface is used for receiving a coupled data signal and a first power supply signal; the coupled data signal and the first power supply signal are transmitted to the second interface through the first interface of the host device after being coupled by the coupling module of the host device;
the second interface is further configured to transmit the coupled data signal and the first power signal to the decoupling module; transmitting a second power signal to the powered module; the second power signal is transmitted to the second interface by the power supply module of the host device through the first interface of the host device;
the decoupling module is used for decoupling the coupled data signal and the first power signal, transmitting the decoupled data signal to the data receiving module, and transmitting the decoupled first power signal to the power receiving module.
7. The terminal device of claim 6, wherein the first power supply signal comprises a first bias voltage and a second bias voltage; the first interface and the second interface respectively comprise a positive end for sending differential signals, a negative end for sending differential signals, a positive end for receiving differential signals and a negative end for receiving differential signals;
the positive sending differential signal terminal and the negative sending differential signal terminal of the second interface are respectively used for being correspondingly connected with the positive receiving differential signal terminal and the negative receiving differential signal terminal of the first interface so as to receive the first bias voltage transmitted by the first interface;
the positive receiving differential signal terminal and the negative receiving differential signal terminal of the second interface are respectively used for being correspondingly connected with the positive sending differential signal terminal and the negative sending differential signal terminal of the first interface so as to receive the second bias voltage transmitted by the first interface.
8. The terminal device of claim 7, wherein the first interface and the second interface are both USB interfaces, the first bias voltage is a USB + bias voltage, and the second bias voltage is a USB-bias voltage;
the positive end of the transmitting differential signal is an SSTP + end of the USB interface, the negative end of the transmitting differential signal is an SSTX-end of the USB interface, the positive end of the receiving differential signal is an SSRXP + end of the USB interface, and the negative end of the receiving differential signal is an SSRXM-end of the USB interface.
9. The terminal device of claim 7, wherein the first interface and the second interface are minippie interfaces, the first bias voltage is a 3.3V bias voltage, and the second bias voltage is a GND bias voltage;
the positive end of the sending differential signal is a PCIE Tx + end of the MiniPCE interface, the negative end of the sending differential signal is a PCIE Tx-end of the MiniPCE interface, the positive end of the receiving differential signal is a PCIE Rx + end of the Mini PCIE interface, and the negative end of the receiving differential signal is a PCIE Rx-end of the MiniPCE interface.
10. The terminal device according to any of claims 6-9, wherein the first interface and the second interface further comprise a first power terminal and a second power terminal, respectively;
the first power end and the second power end of the second interface are respectively used for being correspondingly connected with the first power end and the second power end of the first interface so as to receive the second power signal transmitted by the first interface.
11. A data interaction system comprising a host device as claimed in any one of claims 1 to 5 and a terminal device as claimed in any one of claims 6 to 10.
CN202010096381.3A 2020-02-17 2020-02-17 Host device, terminal device and data interaction system Active CN111309660B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010096381.3A CN111309660B (en) 2020-02-17 2020-02-17 Host device, terminal device and data interaction system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010096381.3A CN111309660B (en) 2020-02-17 2020-02-17 Host device, terminal device and data interaction system

Publications (2)

Publication Number Publication Date
CN111309660A true CN111309660A (en) 2020-06-19
CN111309660B CN111309660B (en) 2021-07-09

Family

ID=71159977

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010096381.3A Active CN111309660B (en) 2020-02-17 2020-02-17 Host device, terminal device and data interaction system

Country Status (1)

Country Link
CN (1) CN111309660B (en)

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1509526A (en) * 2000-10-04 2004-06-30 �����ɭ��ϵͳ��˾ Power line networking apparatus and method
CN1578941A (en) * 2001-01-18 2005-02-09 国际商业机器公司 Power managing in a system having internal USB hub
TW201327194A (en) * 2011-12-23 2013-07-01 Hon Hai Prec Ind Co Ltd Conversion device for USB device
CN103595145A (en) * 2013-10-31 2014-02-19 浙江大学 System for achieving high-speed communication and wireless energy transmission on basis of public inductive coupling
CN104678627A (en) * 2015-03-27 2015-06-03 友达光电股份有限公司 Signal transmission device capable of integrating data lines and power lines
CN105391559A (en) * 2014-08-22 2016-03-09 凌力尔特公司 Date line power supply (PODL) system and method implemented by the PODL system.
CN105577391A (en) * 2015-12-16 2016-05-11 青岛海信宽带多媒体技术有限公司 Power supply device based on differential communication interface and method and system thereof
CN106105094A (en) * 2014-04-09 2016-11-09 凌力尔特公司 Broadband power coupling/uncoupling network for PoDL
CN106712970A (en) * 2015-11-12 2017-05-24 深圳市朗驰欣创科技有限公司 Equipment for conversion between power line carrier port and power-over-ethernet port
US9665520B2 (en) * 2015-10-09 2017-05-30 ScienBiziP Consulting(Shenzhen)Co., Ltd. Motherboard and computer control system including the same
CN209070649U (en) * 2018-12-21 2019-07-05 上海云间半导体科技股份有限公司 A kind of intelligent express delivery cabinet with broadband power carrier communication apparatus
CN110162497A (en) * 2019-04-15 2019-08-23 深圳市普威技术有限公司 Interconnecting device, adapting system, host system and the terminal system of data-interface

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1509526A (en) * 2000-10-04 2004-06-30 �����ɭ��ϵͳ��˾ Power line networking apparatus and method
CN1578941A (en) * 2001-01-18 2005-02-09 国际商业机器公司 Power managing in a system having internal USB hub
TW201327194A (en) * 2011-12-23 2013-07-01 Hon Hai Prec Ind Co Ltd Conversion device for USB device
CN103595145A (en) * 2013-10-31 2014-02-19 浙江大学 System for achieving high-speed communication and wireless energy transmission on basis of public inductive coupling
CN106105094A (en) * 2014-04-09 2016-11-09 凌力尔特公司 Broadband power coupling/uncoupling network for PoDL
CN105391559A (en) * 2014-08-22 2016-03-09 凌力尔特公司 Date line power supply (PODL) system and method implemented by the PODL system.
CN104678627A (en) * 2015-03-27 2015-06-03 友达光电股份有限公司 Signal transmission device capable of integrating data lines and power lines
US9665520B2 (en) * 2015-10-09 2017-05-30 ScienBiziP Consulting(Shenzhen)Co., Ltd. Motherboard and computer control system including the same
CN106712970A (en) * 2015-11-12 2017-05-24 深圳市朗驰欣创科技有限公司 Equipment for conversion between power line carrier port and power-over-ethernet port
CN105577391A (en) * 2015-12-16 2016-05-11 青岛海信宽带多媒体技术有限公司 Power supply device based on differential communication interface and method and system thereof
CN209070649U (en) * 2018-12-21 2019-07-05 上海云间半导体科技股份有限公司 A kind of intelligent express delivery cabinet with broadband power carrier communication apparatus
CN110162497A (en) * 2019-04-15 2019-08-23 深圳市普威技术有限公司 Interconnecting device, adapting system, host system and the terminal system of data-interface

Also Published As

Publication number Publication date
CN111309660B (en) 2021-07-09

Similar Documents

Publication Publication Date Title
US8270840B2 (en) Backward compatible optical USB device
US8234416B2 (en) Apparatus interoperable with backward compatible optical USB device
US10236938B2 (en) Contactless replacement for cabled standards-based interfaces
US9160451B2 (en) Active optical cable connector plug and active optical cable using same
KR101220464B1 (en) Express interface apparatus using optical connection
US9444633B2 (en) Method and apparatus for providing power over a data network
US8755265B2 (en) Method and apparatus for receiving power over a data network
EP2088514A1 (en) Fiber-optic to USB ethernet converter
US8894297B2 (en) Active optical cable with an additional power connector, and electronic device using the same
CN215818194U (en) Electrical port module
CN202798652U (en) Signal conversion circuit and interface switching equipment
CN111309660B (en) Host device, terminal device and data interaction system
CN111651393A (en) TYPE-C interface circuit
CN108737673B (en) Network telephone equipment, external connection card and communication method of network telephone equipment
CN112821156B (en) Electronic tags chip and TYPE-C data line
JP7529250B2 (en) Communication equipment and active cables
CN212624036U (en) TYPE-C interface circuit
CN110162497A (en) Interconnecting device, adapting system, host system and the terminal system of data-interface
CN216527155U (en) Data line for communication between two USB HOST interface devices
CN218273380U (en) USB debugging circuit
CN217134842U (en) Wire concentrator
CN217562996U (en) Charging cable and charging device
US20240097383A1 (en) Usb electronic device having functionality of electric leakage protection
CN212751312U (en) USB bridge for device interconnection
CN102053896A (en) Express card interface testing device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: 5 / F, fulizhen building, No.1, Kefa Road, high tech park, Nanshan District, Shenzhen, Guangdong 518000

Patentee after: Shenzhen Lianzhou International Technology Co.,Ltd.

Address before: 5 / F, fulizhen building, No.1, Kefa Road, high tech park, Nanshan District, Shenzhen, Guangdong 518000

Patentee before: SHENZHEN PUWEI TECHNOLOGY CO.,LTD.

CP01 Change in the name or title of a patent holder