CN111033479B - 高速缓存管理 - Google Patents

高速缓存管理 Download PDF

Info

Publication number
CN111033479B
CN111033479B CN201880052360.2A CN201880052360A CN111033479B CN 111033479 B CN111033479 B CN 111033479B CN 201880052360 A CN201880052360 A CN 201880052360A CN 111033479 B CN111033479 B CN 111033479B
Authority
CN
China
Prior art keywords
type
tracks
list
track
syncio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201880052360.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN111033479A (zh
Inventor
L·古普塔
K·J·阿什
K·安德森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN111033479A publication Critical patent/CN111033479A/zh
Application granted granted Critical
Publication of CN111033479B publication Critical patent/CN111033479B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1041—Resource optimization
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/28—Using a specific disk cache architecture
    • G06F2212/282—Partitioned cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201880052360.2A 2017-08-18 2018-08-10 高速缓存管理 Active CN111033479B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/680,577 2017-08-18
US15/680,577 US10417139B2 (en) 2017-08-18 2017-08-18 Cache management based on types of I/O operations
PCT/IB2018/056028 WO2019034976A1 (en) 2017-08-18 2018-08-10 CACHE MEMORY MANAGEMENT

Publications (2)

Publication Number Publication Date
CN111033479A CN111033479A (zh) 2020-04-17
CN111033479B true CN111033479B (zh) 2023-07-25

Family

ID=65361546

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880052360.2A Active CN111033479B (zh) 2017-08-18 2018-08-10 高速缓存管理

Country Status (6)

Country Link
US (3) US10417139B2 (enExample)
JP (1) JP7095074B2 (enExample)
CN (1) CN111033479B (enExample)
DE (1) DE112018003133T5 (enExample)
GB (1) GB2579329B (enExample)
WO (1) WO2019034976A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10417139B2 (en) 2017-08-18 2019-09-17 International Business Machines Corporation Cache management based on types of I/O operations
US11188474B2 (en) * 2018-06-19 2021-11-30 Western Digital Technologies, Inc. Balanced caching between a cache and a non-volatile memory based on rates corresponding to the cache and the non-volatile memory
US11379427B2 (en) 2020-02-28 2022-07-05 International Business Machines Corporation Auxilary LRU list to improve asynchronous data replication performance
US11570764B2 (en) * 2020-12-04 2023-01-31 Qualcomm Incorporated FD mode dependent UCI multiplexing
CN119271429B (zh) * 2021-03-12 2025-11-28 华为技术有限公司 实现内存共享控制的方法、设备、计算机设备和系统
US11726913B2 (en) 2021-09-03 2023-08-15 International Business Machines Corporation Using track status information on active or inactive status of track to determine whether to process a host request on a fast access channel
US11720500B2 (en) 2021-09-03 2023-08-08 International Business Machines Corporation Providing availability status on tracks for a host to access from a storage controller cache
CN116126505B (zh) * 2023-02-10 2025-09-26 北京有竹居网络技术有限公司 一种操作任务调度方法、装置、计算机设备及存储介质

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103562887A (zh) * 2011-05-23 2014-02-05 国际商业机器公司 用于存储设备的第一高速缓存和第二高速缓存中的轨道的高速缓存管理
CN103946790A (zh) * 2011-11-17 2014-07-23 国际商业机器公司 基于读和写响应时间要求的降级速率的调整
US9384143B1 (en) * 2015-11-12 2016-07-05 International Business Machines Corporation Selecting cache lists indicating tracks in a cache to process for demotion

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5381539A (en) * 1992-06-04 1995-01-10 Emc Corporation System and method for dynamically controlling cache management
US9063945B2 (en) 2011-06-14 2015-06-23 International Business Machines Corporation Apparatus and method to copy data
US8966178B2 (en) 2012-01-17 2015-02-24 International Business Machines Corporation Populating a first stride of tracks from a first cache to write to a second stride in a second cache
US20140115260A1 (en) * 2012-10-18 2014-04-24 Oracle International Corporation System and method for prioritizing data in a cache
US9361241B2 (en) 2013-04-03 2016-06-07 International Business Machines Corporation Grouping tracks for destaging
US9996476B2 (en) 2015-09-03 2018-06-12 International Business Machines Corporation Management of cache lists via dynamic sizing of the cache lists
US10241918B2 (en) 2015-09-29 2019-03-26 International Business Machines Corporation Considering a frequency of access to groups of tracks to select groups of tracks to destage
US9715352B2 (en) 2015-10-01 2017-07-25 International Business Machines Corporation Synchronous input/output using a low latency storage controller connection
US10133691B2 (en) * 2016-06-23 2018-11-20 International Business Machines Corporation Synchronous input/output (I/O) cache line padding
US10417139B2 (en) 2017-08-18 2019-09-17 International Business Machines Corporation Cache management based on types of I/O operations
US10866901B2 (en) * 2018-06-02 2020-12-15 International Business Machines Corporation Invalidating CKD data tracks prior to unpinning, wherein upon destaging invalid track image from cache to a track of data on storage drive, the track of data on the storage drive is unpinned which enables destages of data from the cache to the track of data on the storage drive going forward

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103562887A (zh) * 2011-05-23 2014-02-05 国际商业机器公司 用于存储设备的第一高速缓存和第二高速缓存中的轨道的高速缓存管理
CN103946790A (zh) * 2011-11-17 2014-07-23 国际商业机器公司 基于读和写响应时间要求的降级速率的调整
US9384143B1 (en) * 2015-11-12 2016-07-05 International Business Machines Corporation Selecting cache lists indicating tracks in a cache to process for demotion

Also Published As

Publication number Publication date
US20190347205A1 (en) 2019-11-14
DE112018003133T5 (de) 2020-03-05
US20190057037A1 (en) 2019-02-21
GB2579329A (en) 2020-06-17
US10417139B2 (en) 2019-09-17
US20210248082A1 (en) 2021-08-12
GB2579329B (en) 2020-12-16
JP2020531959A (ja) 2020-11-05
GB202003615D0 (en) 2020-04-29
JP7095074B2 (ja) 2022-07-04
CN111033479A (zh) 2020-04-17
US11494309B2 (en) 2022-11-08
US11023383B2 (en) 2021-06-01
WO2019034976A1 (en) 2019-02-21

Similar Documents

Publication Publication Date Title
CN111033479B (zh) 高速缓存管理
US12399838B2 (en) Integration of application indicated maximum time to cache to least recently used track demoting schemes in a cache management system of a storage controller
US11461242B2 (en) Integration of application indicated minimum time to cache and maximum time to cache to least recently used track demoting schemes in a cache management system of a storage controller
US10983913B2 (en) Securing exclusive access to a copy of a metadata track via a process while the metadata track is held in a shared mode by another process
CN111066005B (zh) 响应于经由总线接口上的i/o操作产生的高速缓存命中对元数据道的异步更新
US20210133116A1 (en) Integration of application indicated minimum time to cache to least recently used track demoting schemes in a cache management system of a storage controller
CN112912860B (zh) 存储系统中具有空洞的离台磁道
US11169933B2 (en) Integration of application indicated maximum time to cache for a two-tiered cache management mechanism
US10606489B2 (en) Sidefiles for management of data written via a bus interface to a storage controller during consistent copying of data
US11144213B2 (en) Providing preferential access to a metadata track in two track writes
US11520631B2 (en) Determination of memory access patterns of tasks in a multi-core processor
US9665308B2 (en) Optimization of the copying of change recorded data by using spare flash capacity
US10613981B2 (en) Detection and prevention of deadlock in a storage controller for cache access
US10831668B2 (en) Detection and prevention of deadlock in a storage controller for cache access via a plurality of demote mechanisms

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant