CN110988146A - Packaged chip detection method - Google Patents
Packaged chip detection method Download PDFInfo
- Publication number
- CN110988146A CN110988146A CN201911060347.4A CN201911060347A CN110988146A CN 110988146 A CN110988146 A CN 110988146A CN 201911060347 A CN201911060347 A CN 201911060347A CN 110988146 A CN110988146 A CN 110988146A
- Authority
- CN
- China
- Prior art keywords
- scanning
- packaged chip
- parameter
- acoustic
- tested
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N29/00—Investigating or analysing materials by the use of ultrasonic, sonic or infrasonic waves; Visualisation of the interior of objects by transmitting ultrasonic or sonic waves through the object
- G01N29/22—Details, e.g. general constructional or apparatus details
- G01N29/26—Arrangements for orientation or scanning by relative movement of the head and the sensor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N2291/00—Indexing codes associated with group G01N29/00
- G01N2291/26—Scanned objects
Landscapes
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Analytical Chemistry (AREA)
- Biochemistry (AREA)
- General Health & Medical Sciences (AREA)
- General Physics & Mathematics (AREA)
- Immunology (AREA)
- Pathology (AREA)
- Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)
Abstract
The invention provides a packaged chip detection method, which comprises the following steps: preprocessing a packaged chip to be detected; determining corresponding detection scanning parameters according to the packaged chip to be detected; configuring the acoustic scanning microscope according to the detection scanning parameters; and scanning and detecting the preprocessed packaged chip to be detected by using the configured acoustic scanning microscope. The SONIX Q-350 acoustic scanning microscope is used for scanning the internal structure of the packaged chip, so that the connection condition of the solder bumps inside the packaged chip and the substrate can be completely, accurately and clearly displayed, whether bonding holes exist or not can be conveniently observed, and the quality of the device can be detected and controlled.
Description
Technical Field
The invention relates to the field of electronic device detection tests, in particular to a packaged chip detection method.
Background
With the increasing integration level of silicon single chips, the requirements for packaging integrated circuits are more strict, the number of I/O pins is increased rapidly, and the power consumption is increased. In order to meet the development requirement and reduce the parasitic inductance and noise of the device, the traditional wire bonding mode is gradually replaced by a novel packaging mode. On the basis of the original packaging variety, the flip chip ball grid array packaging realizes the electric connection between a chip and a packaging substrate by utilizing solder ball salient points, and the bare chip is installed on the substrate with the front side facing downwards, so that the flip chip ball grid array packaging becomes the best choice for high-density, high-performance, multifunctional and high-I/O pin packaging. The chip devices are highly integrated and are generally used for central processing control and other purposes, so that the quality detection is particularly important, and an important concern of the quality detection is the connection condition between the solder bumps of the chip and the substrate.
An acoustic scanning microscope (SAM) is a multifunctional and high-resolution microscopic imaging instrument, has the characteristics of high resolution of electron microscopy and nondestructive internal imaging of acoustic microscopy, and can detect the lattice structure, impurity particles, internal cracks, layering defects, cavities, bubbles, gaps and the like in materials. However, the existing standard and method for detecting by using the acoustic scanning microscope are not suitable for detecting the packaged chip and can not accurately detect the welding spot connection condition of the packaged chip.
Disclosure of Invention
In view of the above, the present invention is directed to a method for detecting the internal condition of a packaged chip to obtain a complete, accurate and clear connection condition between a solder joint and a substrate.
Based on the above purpose, the present invention provides a packaged chip detection method, which includes:
preprocessing a packaged chip to be detected;
determining corresponding detection scanning parameters according to the packaged chip to be detected;
configuring the acoustic scanning microscope according to the detection scanning parameters;
and scanning and detecting the preprocessed packaged chip to be detected by using the configured acoustic scanning microscope.
Optionally, the acoustic scanning microscope is model SONIX Q-350.
Optionally, the preprocessing the packaged chip to be tested includes:
unsealing the packaged chip to be tested;
and cleaning the back coating of the chip main body exposed after the unsealing.
Optionally, the detection scan parameter includes a preparation parameter and a scan mode parameter;
the preparation parameters are used for determining the specification of the selected acoustic scanning probe;
the scanning mode parameter is used for determining a scanning working mode of the acoustic scanning microscope.
Optionally, the preparation parameters include:
the specification of the selected acoustic scanning probe is 110 MHz.
Optionally, the scan mode parameters include:
the ENERGY scanning mode of the acoustic scanning microscope is a gating state;
setting the scanning high-pass parameter of the acoustic scanning microscope to be 5 and the scanning low-pass parameter to be 300.
Optionally, the performing, by using the configured acoustic scanning microscope, scanning and detecting the preprocessed packaged chip to be detected includes:
and immersing the preprocessed packaged chip to be tested into purified water, installing an acoustic scanning probe and moving the acoustic scanning microscope to align the acoustic scanning probe to the preprocessed packaged chip to be tested, and adjusting dynamic scanning parameters to scan the preprocessed packaged chip to be tested.
Optionally, the dynamic scanning parameters include a gain parameter, a focusing parameter, and a resolution parameter;
the adjusting range of the gain parameter is 30dB-40 dB;
the adjustment range of the focusing parameters is 50% -60%;
and adjusting the resolution parameter according to the size of the packaged chip to be tested.
Optionally, the resolution parameter is set to 50.
From the above, it can be seen that the packaged chip detection method provided by the invention can ensure complete, accurate and clear display of the connection condition between the solder bump of the chip main body in the packaged chip and the PCB substrate by determining the corresponding detection scanning parameters for the packaged chip to be detected and pre-configuring the acoustic scanning microscope according to the detection scanning parameters to scan and detect the packaged chip to be detected, thereby facilitating detection and control of the quality of the packaged chip.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a schematic diagram illustrating a method for detecting a packaged chip according to an embodiment of the present invention;
fig. 2 is a schematic diagram of an internal structure of the chip to be tested obtained after detection and scanning in the method for detecting a packaged chip according to the embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to specific embodiments and the accompanying drawings.
It is to be noted that technical terms or scientific terms used in the embodiments of the present invention should have the ordinary meanings as understood by those having ordinary skill in the art to which the present disclosure belongs, unless otherwise defined. The use of "first," "second," and similar terms in this disclosure is not intended to indicate any order, quantity, or importance, but rather is used to distinguish one element from another. The word "comprising" or "comprises", and the like, means that the element or item listed before the word covers the element or item listed after the word and its equivalents, but does not exclude other elements or items. The terms "connected" or "coupled" and the like are not restricted to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "upper", "lower", "left", "right", and the like are used merely to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships may also be changed accordingly.
As shown in fig. 1, some optional embodiments of the present invention provide a packaged chip detection method, including:
s1: preprocessing a packaged chip to be detected;
s2: determining corresponding detection scanning parameters according to the packaged chip to be detected;
s3: configuring the acoustic scanning microscope according to the detection scanning parameters;
s4: and scanning and detecting the preprocessed packaged chip to be detected by using the configured acoustic scanning microscope.
The model of the acoustic scanning microscope is SONIX Q-350, the packaging chip detection method utilizes the acoustic scanning microscope to scan the packaging chip to be detected, firstly, the packaging chip to be detected is preprocessed, packaging is removed to obtain a chip main body, detection scanning parameters are set in a targeted mode to configure the acoustic scanning microscope, then, the chip main body is scanned, a complete, accurate and clear scanning result of the internal structure of the packaging chip can be obtained, whether a bonding hole exists or not can be conveniently observed, and the quality of a packaging device is detected and controlled.
In some optional embodiments, the packaged chip detecting method, where the preprocessing S1 is performed on the packaged chip to be tested, includes:
the packaged chip to be tested is unpacked, specifically, the packaged chip to be tested is mechanically unpacked by using tools such as a scalpel, bench clamp, flat tongs, a hammer and the like, and a chip main body is exposed;
the back coating of the chip main body exposed after the unsealing is cleaned, and particularly, the back coating of the chip main body can be wiped off by alcohol.
According to the packaged chip detection method, the chip to be detected is preprocessed, a clean chip main body with a smooth surface is obtained, foreign matter influence is discharged, and scanning detection on the chip main body is facilitated.
In some alternative embodiments, the packaged chip detecting method includes detecting scan parameters including a preparation parameter and a scan mode parameter;
the preparation parameters are used for determining the specification of the selected acoustic scanning probe;
the scanning mode parameter is used for determining a scanning working mode of the acoustic scanning microscope.
In the method for inspecting a packaged chip provided in some optional embodiments, the specification of the acoustic scanning probe selected by the acoustic scanning microscope for the packaged chip to be inspected is 110 MHz.
In some optional embodiments, the packaged chip detecting method further includes:
the ENERGY scanning mode of the acoustic scanning microscope is a gating state;
setting the scanning high-pass parameter of the acoustic scanning microscope to be 5 and the scanning low-pass parameter to be 300.
And before the scanning working mode configuration of the acoustic scanning microscope is carried out according to the scanning mode parameters, carrying out system resetting on the acoustic scanning microscope.
In some optional embodiments, the performing, by using the configured acoustic scanning microscope, scanning and detecting S4 on the preprocessed packaged chip to be tested includes:
and immersing the preprocessed packaged chip to be tested into purified water, installing an acoustic scanning probe and moving the acoustic scanning microscope to align the acoustic scanning probe to the preprocessed packaged chip to be tested, and adjusting dynamic scanning parameters to scan the preprocessed packaged chip to be tested.
In some optional embodiments, the method for detecting a packaged chip includes the steps of obtaining a dynamic scan parameter, a gain parameter, a focus parameter, and a resolution parameter;
the adjusting range of the gain parameter is 30dB-40 dB;
the adjustment range of the focusing parameters is 50% -60%;
and adjusting the resolution parameter according to the size of the packaged chip to be tested.
In some alternative embodiments, the packaged chip inspection method is provided, wherein the resolution parameter is set to 50.
Because the packaged chip and the conventional plastic package device are different in parameter adjustment in acoustic scanning microscopy, the resolution is 50 (adjusted according to the size of the chip body), the focusing is adjusted to be between 50% and 60%, and the gain parameter is adjusted to be between 30dB and 40dB, so that the internal structure of the chip body can be clearly scanned, internal defects can be distinguished, and as shown in fig. 2, the internal structure of the chip to be detected obtained after scanning is displayed.
Those of ordinary skill in the art will understand that: the discussion of any embodiment above is meant to be exemplary only, and is not intended to intimate that the scope of the disclosure, including the claims, is limited to these examples; within the idea of the invention, also features in the above embodiments or in different embodiments may be combined, steps may be implemented in any order, and there are many other variations of the different aspects of the invention as described above, which are not provided in detail for the sake of brevity.
In addition, well known power/ground connections to Integrated Circuit (IC) chips and other components may or may not be shown within the provided figures for simplicity of illustration and discussion, and so as not to obscure the invention. Furthermore, devices may be shown in block diagram form in order to avoid obscuring the invention, and also in view of the fact that specifics with respect to implementation of such block diagram devices are highly dependent upon the platform within which the present invention is to be implemented (i.e., specifics should be well within purview of one skilled in the art). Where specific details (e.g., circuits) are set forth in order to describe example embodiments of the invention, it should be apparent to one skilled in the art that the invention can be practiced without, or with variation of, these specific details. Accordingly, the description is to be regarded as illustrative instead of restrictive.
While the present invention has been described in conjunction with specific embodiments thereof, many alternatives, modifications, and variations of these embodiments will be apparent to those of ordinary skill in the art in light of the foregoing description. For example, other memory architectures (e.g., dynamic ram (dram)) may use the discussed embodiments.
The embodiments of the invention are intended to embrace all such alternatives, modifications and variances that fall within the broad scope of the appended claims. Therefore, any omissions, modifications, substitutions, improvements and the like that may be made without departing from the spirit and principles of the invention are intended to be included within the scope of the invention.
Claims (9)
1. A packaged chip detection method is characterized by comprising the following steps:
preprocessing a packaged chip to be detected;
determining corresponding detection scanning parameters according to the packaged chip to be detected;
configuring the acoustic scanning microscope according to the detection scanning parameters;
and scanning and detecting the preprocessed packaged chip to be detected by using the configured acoustic scanning microscope.
2. The method of claim 1, wherein the acoustic scanning microscope is model SONIX Q-350.
3. The method of claim 1, wherein the pre-processing the packaged chip to be tested comprises:
unsealing the packaged chip to be tested;
and cleaning the back coating of the chip main body exposed after the unsealing.
4. The method of claim 2, wherein the detecting the scan parameter comprises a preparation parameter and a scan mode parameter;
the preparation parameters are used for determining the specification of the selected acoustic scanning probe;
the scanning mode parameter is used for determining a scanning working mode of the acoustic scanning microscope.
5. The method of claim 4, wherein the preparation parameters comprise:
the specification of the selected acoustic scanning probe is 110 MHz.
6. The method of claim 4, wherein the scan mode parameters comprise:
the ENERGY scanning mode of the acoustic scanning microscope is a gating state;
setting the scanning high-pass parameter of the acoustic scanning microscope to be 5 and the scanning low-pass parameter to be 300.
7. The method according to claim 2, wherein the performing the scanning inspection on the preprocessed packaged chip to be tested by using the configured acoustic scanning microscope comprises:
and immersing the preprocessed packaged chip to be tested into purified water, installing an acoustic scanning probe and moving the acoustic scanning microscope to align the acoustic scanning probe to the preprocessed packaged chip to be tested, and adjusting dynamic scanning parameters to scan the preprocessed packaged chip to be tested.
8. The method of claim 7, wherein the dynamic scan parameters comprise a gain parameter, a focus parameter, and a resolution parameter;
the adjusting range of the gain parameter is 30dB-40 dB;
the adjustment range of the focusing parameters is 50% -60%;
and adjusting the resolution parameter according to the size of the packaged chip to be tested.
9. The method of claim 8, wherein the resolution parameter is set to 50.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911060347.4A CN110988146A (en) | 2019-11-01 | 2019-11-01 | Packaged chip detection method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911060347.4A CN110988146A (en) | 2019-11-01 | 2019-11-01 | Packaged chip detection method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN110988146A true CN110988146A (en) | 2020-04-10 |
Family
ID=70082920
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201911060347.4A Pending CN110988146A (en) | 2019-11-01 | 2019-11-01 | Packaged chip detection method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110988146A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111452236A (en) * | 2020-04-16 | 2020-07-28 | 西安奕斯伟硅片技术有限公司 | Crystal bar bonding method and crystal bar bonding device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080022774A1 (en) * | 2006-07-28 | 2008-01-31 | International Business Machines Corporation | Imaging thin film structures by scanning acoustic microscopy |
CN102830169A (en) * | 2011-06-13 | 2012-12-19 | 北京理工大学 | Simulation method for ultrasonic propagation of electronic encapsulation structure applied in ultrasonic microscopic detection |
CN104008956A (en) * | 2014-06-06 | 2014-08-27 | 航天科工防御技术研究试验中心 | Unsealing method for flip chip device |
CN105241923A (en) * | 2015-10-08 | 2016-01-13 | 电子科技大学 | Flip-chip bonding welded spot defect detection method |
CN105424796A (en) * | 2015-10-30 | 2016-03-23 | 湖北航天技术研究院计量测试技术研究所 | Flip-chip device interior detection method |
CN107024541A (en) * | 2015-10-08 | 2017-08-08 | 株式会社日立电力解决方案 | Defect detecting method and its device |
US20170271219A1 (en) * | 2016-01-06 | 2017-09-21 | International Business Machines Corporation | Scanning acoustic microscope sensor array for chip-packaging interaction package reliability monitoring |
CN108844958A (en) * | 2018-06-28 | 2018-11-20 | 中国电子产品可靠性与环境试验研究所((工业和信息化部电子第五研究所)(中国赛宝实验室)) | Personation renovation plastic device recognition methods |
CN110243937A (en) * | 2019-06-17 | 2019-09-17 | 江南大学 | A kind of Analyse of Flip Chip Solder Joint missing defect intelligent detecting method based on high frequency ultrasound |
-
2019
- 2019-11-01 CN CN201911060347.4A patent/CN110988146A/en active Pending
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080022774A1 (en) * | 2006-07-28 | 2008-01-31 | International Business Machines Corporation | Imaging thin film structures by scanning acoustic microscopy |
CN102830169A (en) * | 2011-06-13 | 2012-12-19 | 北京理工大学 | Simulation method for ultrasonic propagation of electronic encapsulation structure applied in ultrasonic microscopic detection |
CN104008956A (en) * | 2014-06-06 | 2014-08-27 | 航天科工防御技术研究试验中心 | Unsealing method for flip chip device |
CN105241923A (en) * | 2015-10-08 | 2016-01-13 | 电子科技大学 | Flip-chip bonding welded spot defect detection method |
CN107024541A (en) * | 2015-10-08 | 2017-08-08 | 株式会社日立电力解决方案 | Defect detecting method and its device |
CN105424796A (en) * | 2015-10-30 | 2016-03-23 | 湖北航天技术研究院计量测试技术研究所 | Flip-chip device interior detection method |
US20170271219A1 (en) * | 2016-01-06 | 2017-09-21 | International Business Machines Corporation | Scanning acoustic microscope sensor array for chip-packaging interaction package reliability monitoring |
CN108844958A (en) * | 2018-06-28 | 2018-11-20 | 中国电子产品可靠性与环境试验研究所((工业和信息化部电子第五研究所)(中国赛宝实验室)) | Personation renovation plastic device recognition methods |
CN110243937A (en) * | 2019-06-17 | 2019-09-17 | 江南大学 | A kind of Analyse of Flip Chip Solder Joint missing defect intelligent detecting method based on high frequency ultrasound |
Non-Patent Citations (3)
Title |
---|
虞靖彬等: "《彩色多普勒医师/技师业务能力考评应试指南》", 31 May 2018, 辽宁科学技术出版社 * |
赵海龙,裴选,彭浩: "国内外塑封器件声扫试验标准现状及问题", 《电子质量》 * |
金树武等: "《现代医学超声诊断学基础》", 31 January 1994 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111452236A (en) * | 2020-04-16 | 2020-07-28 | 西安奕斯伟硅片技术有限公司 | Crystal bar bonding method and crystal bar bonding device |
CN111452236B (en) * | 2020-04-16 | 2022-05-03 | 西安奕斯伟材料科技有限公司 | Crystal bar bonding method and crystal bar bonding device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8661905B2 (en) | Non-contact microelectronic device inspection systems and methods | |
Mehr et al. | An overview of scanning acoustic microscope, a reliable method for non-destructive failure analysis of microelectronic components | |
CN108267679A (en) | Germanium and silicon heterogeneous junction transistors single particle effect test method based on heavy ion microbeam irradiation | |
US20110184694A1 (en) | Depth measurements of narrow holes | |
CN1194396C (en) | Nondestructive inspecting method | |
Lall et al. | Non-destructive crack and defect detection in SAC solder interconnects using cross-sectioning and X-ray micro-CT | |
CN110988146A (en) | Packaged chip detection method | |
CN110690137B (en) | Wafer detection equipment and wafer detection method | |
Liu et al. | High resolution 3D X-ray microscopy for streamlined failure analysis workflow | |
Cason et al. | Application of x-ray microct for non-destructive failure analysis and package construction characterization | |
KR100944535B1 (en) | Apparatus and Method for Inspecting Solder Bump Formation and Transfer State using Electron Beam in Wafer Bumping Process | |
KR20180021279A (en) | Method of inspecting of ball grid array package | |
Alton et al. | Advanced Packaging fault isolation case studies and advancement of EOTPR | |
Asgari | Semiconductor backend flip chip processing, inspection requirements and challenges | |
Choi et al. | Advanced Non-Destructive Fault Isolation Techniques for PCB Substrates Using Magnetic Current Imaging and Terahertz Time Domain Reflectometry | |
Brand et al. | High resolution acoustical imaging of high-density-interconnects for 3D-integration | |
CN105425139A (en) | Chip failure analysis test equipment | |
Muela et al. | Novel IC Device Repackaging for SIL and Backside Analysis Capability | |
CN110940733A (en) | Multilayer ceramic dielectric capacitor detection method | |
Chu et al. | Applying novel non-destructive failure analysis techniques on the package related failures | |
Kane et al. | Electrical characterization of circuits with low k dielectric films and copper interconnects | |
KR20090075515A (en) | Probe card and test apparatus comprising the same | |
De Wolf et al. | Detection of local Cu-to-Cu bonding defects in wafer-to-wafer hybrid bonding using GHz-SAM | |
KR102189053B1 (en) | Dynamic response analysis prober device | |
JP2008529021A (en) | Method and system for inspecting or measuring electrical elements |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200410 |
|
RJ01 | Rejection of invention patent application after publication |