CN110825444B - Pin configuration method of electronic control unit - Google Patents
Pin configuration method of electronic control unit Download PDFInfo
- Publication number
- CN110825444B CN110825444B CN201910889279.6A CN201910889279A CN110825444B CN 110825444 B CN110825444 B CN 110825444B CN 201910889279 A CN201910889279 A CN 201910889279A CN 110825444 B CN110825444 B CN 110825444B
- Authority
- CN
- China
- Prior art keywords
- array
- array elements
- elements
- functions
- repeated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
- User Interface Of Digital Computer (AREA)
Abstract
The application discloses a stitch configuration method of an electronic control unit, which comprises the steps of matching signal standard quantity of all invalid functions with a constant and performing stitch matching on the valid functions; the stitch matching of the active function includes iteratively performing the steps of: respectively matching and selecting a pin number according to the signal calibration quantity of all the effective functions; storing the selected stitch numbers as array elements into a one-dimensional array; ordering all array elements from small to large; searching repeated array elements from the array; deleting the repeated array elements if the repeated array elements exist, and updating the signal standard quantity, the stitch number and the predefined one-dimensional array of all effective functions; otherwise, outputting all array elements. The application can realize that the ports of the hardware devices with different functions are matched with the pins of the different electronic control units, and avoids that the ports of the hardware devices with different functions select the same pin of the electronic control units.
Description
Technical Field
The application relates to the technical field of vehicles, in particular to a stitch configuration method of an electronic control unit.
Background
ECU (Electronic Control Unit) it is an electronic control unit, also called "travelling computer" and "vehicle-mounted computer", and is a microcomputer controller specially used for car. The electronic control unit is composed of a microprocessor, a memory (ROM, RAM), an input/output interface (I/O), an analog-to-digital converter (A/D), and a large-scale integrated circuit for shaping, driving and the like, and is simply called as an 'automobile brain'. The pin of the electronic control unit refers to a pin interface provided by the ECU outwards, and the electronic control unit transmits data to the electronic control engine through the pin, for example, the pin. In the prior art, the same pin resources can be selected for the signal input/output ports of the hardware devices for realizing different functions, when pins are configurable, the IO resources of the same ECU are put into a group, the pin resources corresponding to the IOs can be selected for the functions matched with the IOs, the problem that the same pins are selected for different functions is easy to generate, and the pins are scheduled for different functions, so that the electric control engine cannot normally run. For example, the stitch resources used by the two functions are PWM driving types, and can be put into a group, if the X1 stitch is used for driving the silicone oil fan, the silicone oil fan selects the X1 stitch, and meanwhile, the silicone oil pump also selects the stitch, and the two functions are scheduled for the X1 stitch, and because the driving frequencies of the two functions are different, the required duty ratios are different in driving, and the driving moments are different, so that the driving of the silicone oil fan is influenced, and finally, the operation of the electric control engine is influenced.
Disclosure of Invention
The application aims to provide a pin configuration method of an electronic control unit. The following presents a simplified summary in order to provide a basic understanding of some aspects of the disclosed embodiments. This summary is not an extensive overview and is intended to neither identify key/critical elements nor delineate the scope of such embodiments. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is presented later.
According to an aspect of the embodiment of the present application, there is provided a pin configuration method of an electronic control unit, including a step of matching signal standard amounts of all invalid functions with a constant and a step of pin-matching valid functions;
the step of performing stitch matching on the effective functions comprises the following steps of:
respectively matching and selecting a pin number according to the signal calibration quantity of all the effective functions;
the pin numbers selected by matching are stored as array elements into a predefined one-dimensional array;
ordering all array elements in a one-dimensional array storing full array elements from small to large;
searching repeated array elements from the ordered array;
if no repeated array elements exist, outputting all the array elements to complete stitch matching of the effective functions;
if the repeated array elements exist, deleting the repeated array elements from the ordered array, updating the signal calibration quantity of all the effective functions by using the signal calibration quantity of the effective functions corresponding to the repeated array elements, updating the stitch numbers by using the pin numbers which are not configured, and updating the predefined one-dimensional array by using the array with the repeated array elements deleted;
wherein the size of the one-dimensional array is equal to the number of all active functions.
Further, the step of matching the signal scalar quantity of all invalid functions with a constant comprises:
matching the signal standard quantity of all invalid functions with a predefined constant; the value of the predefined constant is greater than the maximum pin number.
Further, the sorting all array elements in the one-dimensional array storing the full array elements from small to large includes:
finding out the largest one of the 1 st to n th elements in the one-dimensional array storing the full array elements, and exchanging the largest one with the n th element;
recursively executing the steps for the 1 st to n-1 st array elements; wherein n is the size of the one-dimensional array.
Further, the finding the largest array element in the one-dimensional array storing the full array elements includes:
comparing the sizes of the first array element and the second array element in the one-dimensional array, selecting a larger array element, comparing the larger array element with the third array element, and the like until the comparison is completed, thereby obtaining the largest array element.
Further, the searching for repeated array elements from the ordered array includes: and comparing the elements in the ordered array from front to back in sequence in pairs to find out the same array element.
Further, the searching for repeated array elements from the ordered array includes:
taking each array element value in the ordered array as a next pointer to point to the next array element to form a single-chain table;
if the repeated array elements exist in the array, a ring is necessarily existing in the single-chain table, and the repeated array elements are found by finding out the entry points of the ring;
if no ring exists in the singly linked list, no duplicate array elements exist.
Further, the outputting all array elements includes: defining a variable array, assigning all array elements to the variable array, and outputting the variable array.
Further, the sorting of all array elements in the one-dimensional array storing full array elements from small to large is realized by adopting an bubbling algorithm.
According to another aspect of the embodiment of the present application, there is provided an electronic device including a memory, a processor, and a computer program stored on the memory and executable on the processor, the processor executing the program to implement the pin configuration method of the electronic control unit.
According to another aspect of the embodiments of the present application, there is provided a non-transitory computer-readable storage medium having stored thereon a computer program that is executed by a processor to implement the pin configuration method of the electronic control unit.
The technical scheme provided by the embodiment of the application can have the following beneficial effects:
the pin configuration method of the electronic control unit provided by the embodiment of the application can realize that the ports of the hardware devices with different functions are matched with the pins of the electronic control unit, and can avoid that the ports of the hardware devices with different functions select the same pin of the electronic control unit, thereby avoiding the problem that the functions cannot be realized due to the fact that the devices with different functions select the same pin.
Additional features and advantages of the application will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the embodiments of the application. The objectives and other advantages of the application will be realized and attained by the structure particularly pointed out in the written description and claims thereof as well as the appended drawings.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings that are required to be used in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments described in the present application, and other drawings may be obtained according to the drawings without inventive effort to those skilled in the art.
FIG. 1 is a flowchart illustrating steps for pin matching active functions according to one embodiment of the present application;
fig. 2 is a flowchart of a pin configuration method of an electronic control unit according to another embodiment of the present application.
Detailed Description
The present application will be further described with reference to the drawings and the specific embodiments in order to make the objects, technical solutions and advantages of the present application more apparent. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the application. All other embodiments, which can be made by those skilled in the art based on the embodiments of the application without making any inventive effort, are intended to be within the scope of the application.
It will be understood by those skilled in the art that all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs unless defined otherwise. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the prior art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
One embodiment of the application provides a pin configuration method of an electronic control unit, which comprises the steps of matching signal standard quantity of all invalid functions with a constant and performing pin matching on the valid functions;
as shown in fig. 1, the step of performing stitch matching on the active function includes iteratively performing the following steps:
respectively matching and selecting a pin number according to the signal calibration quantity of all the effective functions;
the pin numbers selected by matching are stored as array elements into a predefined one-dimensional array;
ordering all array elements in a one-dimensional array storing full array elements from small to large;
searching repeated array elements from the ordered array;
if no repeated array elements exist, outputting all the array elements to complete stitch matching of the effective functions;
if the repeated array elements exist, deleting the repeated array elements from the ordered array, updating the signal calibration quantity of all the effective functions by using the signal calibration quantity of the effective functions corresponding to the repeated array elements, updating the stitch numbers by using the pin numbers which are not configured, and updating the predefined one-dimensional array by using the array with the repeated array elements deleted;
wherein the size of the one-dimensional array is equal to the number of all active functions.
In some embodiments, the step of matching the signal scalar quantity of all invalid functions to a constant comprises:
matching the signal standard quantity of all invalid functions with a predefined constant; the value of the predefined constant is greater than the maximum pin number.
In some embodiments, the ordering all array elements in the one-dimensional array storing full array elements from small to large includes:
finding out the largest one of the 1 st to n th elements in the one-dimensional array storing the full array elements, and exchanging the largest one with the n th element;
recursively executing the steps for the 1 st to n-1 st array elements; wherein n is the size of the one-dimensional array.
In some embodiments, the finding the largest one of the one-dimensional arrays of full array elements includes:
comparing the sizes of the first array element and the second array element in the one-dimensional array, selecting a larger array element, comparing the larger array element with the third array element, and the like until the comparison is completed, thereby obtaining the largest array element.
In some embodiments, the searching for duplicate array elements from the ordered array includes: and comparing the elements in the ordered array from front to back in sequence in pairs to find out the same array element.
In some embodiments, the searching for duplicate array elements from the ordered array includes:
taking each array element value in the ordered array as a next pointer to point to the next array element to form a single-chain table;
if the repeated array elements exist in the array, a ring is necessarily existing in the single-chain table, and the repeated array elements are found by finding out the entry points of the ring;
if no ring exists in the singly linked list, no duplicate array elements exist.
In some embodiments, the outputting all array elements includes: defining a variable array, assigning all array elements to the variable array, and outputting the variable array.
In some embodiments, the sorting all array elements in the one-dimensional array storing full array elements from small to large is implemented using a bubbling algorithm.
The embodiment also provides an electronic device, which comprises a memory, a processor and a computer program stored in the memory and capable of running on the processor, wherein the processor executes the program to realize the pin configuration method of the electronic control unit.
The present embodiment also provides a non-transitory computer readable storage medium having stored thereon a computer program that is executed by a processor to implement the pin configuration method of the electronic control unit described above.
The signal input/output ports of the hardware devices for realizing the functions are connected with pins of the electronic control unit.
As shown in fig. 2, another embodiment of the present application provides a pin configuration method of an electronic control unit, including the following steps:
s1, defining a one-dimensional array and defining a constant; the size of the one-dimensional array is equal to the number of all active functions; the constant value is greater than the maximum pin number; the effective function is a function to be executed;
for example, assuming that the number of all active functions is 15, the size of a dimension array defined is 15, and the dimension array is defined as a [15];
assuming that one electronic control unit has 50 pins, the pin numbers are 0 to 49; assume that the signal standard quantity of each effective function is a, b, c, d, e, f, g, h, i, j, k, l, m, n, o respectively; defining a constant a=50, or defining constant a equal to a further constant greater than 49;
s2, matching the signal standard quantity of all invalid functions with the constant;
in some cases, some functions of the engine system need not be executed, so as to avoid that the hardware device corresponding to the function which need not be executed occupies pin resources, and the signal standard quantity of the function which needs not be executed needs to be avoided to be matched with the selection pin; the signal standard quantity of the invalid function is matched with the constant, so that the signal standard quantity of the invalid function is screened out, the matching selection of stitch numbers is avoided, and the waste of stitch resources is avoided; the invalidation function refers to a function that does not need to be executed;
s3, respectively matching and selecting a pin number according to the signal calibration quantity of all the effective functions; the signal standard quantity of the effective function can be the number of the signal input/output port of the hardware device for realizing the effective function;
s4, storing the stitch numbers selected by matching as array elements in the one-dimensional array;
for example, a [15] = {23,5,4,6,7,5,16,14,2,5,11,48,4,7,32}, the array elements in the array a [15] are respectively corresponding to the signal standard quantity a, b, c, d, e, f, g, h, i, j, k, l, m, n, o of each effective function one by one;
s5, sequencing all array elements in the one-dimensional array storing all array elements from small to large;
for example, all array elements in a [15] are ordered from small to large to obtain an ordered array b [15] = {2,4,4,5,5,5,6,7,7,11,14,16,23,32,48}; the signal standard quantity of each effective function corresponding to each array element in the array b [15] is i, c, m, b, f, j, d, e, n, k, h, g, a, o, l in sequence;
s6, searching repeated array elements from the ordered array; if no repeated array elements exist, outputting all the array elements to complete pin configuration, wherein all the array elements are pin numbers adopted by the signal standard quantity of each effective function; if the repeated array elements exist, deleting the repeated array elements from the ordered array, then updating the one-dimensional array by using the array with the repeated array elements deleted, updating the signal standard quantity of all the effective functions by using the signal standard quantity of the effective functions corresponding to the repeated array elements, updating the stitch numbers in the step S3 by using the stitch numbers which are not configured, and turning to the step S3;
searching for repeated array elements from the ordered array, wherein the existing repeated array elements have 4,5 and 7, the signal standard quantity of the effective functions corresponding to the four repeated array elements is m, f, g, n respectively, deleting the four repeated array elements from the ordered array b [15] to obtain an array c [15] = {2,4,5, 6,7,11,14,16,23,32,48}, and the signal standard quantity of the effective functions corresponding to each array element in the c [15] is i, c, b, j, d, e, k, h, a, o, l sequentially; then updating the one-dimensional array a 15 with c 15; updating the signal standard quantity of all the effective functions in the step S3 by using the signal standard quantity m, f, g, n of the effective functions corresponding to the repeated array elements 4,5 and 7, updating the stitch number in the step S3 by using the stitch number which is not configured, turning to the step S3, and iteratively executing the steps S3-S6 until no repeated array elements exist in the ordered array.
When a certain function of the engine cannot be normally realized, all the output array elements are checked, and pins with problems are determined.
In some embodiments, step S5 includes using a bubbling algorithm to sort all array elements in a one-dimensional array that holds full array elements from small to large.
In some embodiments, step S5 orders all array elements in the one-dimensional array storing full array elements from small to large, comprising the steps of:
finding out the largest array element in the one-dimensional array storing the full array elements, exchanging the largest array element with the array element at the end of the array, then searching the largest array element from the 1 st to the n-1 st array elements from the head, exchanging the largest array element with the n-1 st array element, recursively executing the steps, and completing the sorting of the array elements from small to large; wherein n is the size of the one-dimensional array. The method for sequencing has higher efficiency.
For example, the process of ordering all array elements in a [15] from small to large includes: finding out the largest one of the array elements 48 in a [15], exchanging 48 with the last array element 32 in a [15], then starting from the head, finding out the largest one of the 1 st to 14 th array elements, exchanging with the 14 th array element, recursively executing the steps, and completing the sorting of the array elements in a [15] from small to large.
In some embodiments, the finding the largest one of the one-dimensional arrays of full array elements includes the steps of:
comparing the sizes of the first array element and the second array element in the one-dimensional array, selecting a larger array element, comparing the larger array element with the third array element, and the like until the comparison is completed, thereby obtaining the largest array element.
In some embodiments, step S6 finds duplicate array elements from the sorted array, including: and comparing the ordered array elements from front to back in sequence in pairs to find out the same array elements.
In some embodiments, step S6 finds duplicate array elements from the sorted array, including the steps of:
each array element value in the ordered array is used as a next pointer to point to the next array element to form a single-chain table, if repeated array elements exist in the array, a ring is necessarily existing in the single-chain table, the entry point of the ring is the repeated array element, and the repeated array element is found out after the entry point of the ring is found out; if no ring exists in the singly linked list, no repeated array elements exist; the method is used for searching repeated array elements in the array, is suitable for the condition that the array elements contained in the array are more, has higher efficiency, and has higher searching speed than the method of sequentially comparing from front to back in pairs;
for example, consider array element b [ i ] in b [15] as the index of the ith array element, i.e., b [ i ] - > b [ b [ i ] ] …, eventually form a singly linked list, find the entry point of the ring in the singly linked list.
In some embodiments, the outputting all array elements in step S6 includes: defining a variable array, assigning all array elements to the variable array, and outputting the variable array.
In some embodiments, when a certain function of the engine cannot be normally implemented, the array elements in the variable array are checked to determine pins with problems.
The pin configuration method of the electronic control unit provided by the embodiment of the application can realize that the ports of the hardware devices with different functions are matched with pins of different electronic control units, avoid the repeated selection of the same pin, and avoid the selection of the same pin of the electronic control unit by the ports of the hardware devices with different functions, thereby avoiding the problems that the functions cannot be realized and the engine cannot work normally due to the selection of the same pin by the devices with different functions.
It should be noted that:
the term "module" is not intended to be limited to a particular physical form. Depending on the particular application, modules may be implemented as hardware, firmware, software, and/or combinations thereof. Furthermore, different modules may share common components or even be implemented by the same components. There may or may not be clear boundaries between different modules.
The algorithms and displays presented herein are not inherently related to any particular computer, virtual machine, or other apparatus. Various general purpose devices may also be used with the teachings herein. The required structure for the construction of such devices is apparent from the description above. In addition, the present application is not directed to any particular programming language. It will be appreciated that the teachings of the present application described herein may be implemented in a variety of programming languages, and the above description of specific languages is provided for disclosure of enablement and best mode of the present application.
In the description provided herein, numerous specific details are set forth. However, it is understood that embodiments of the application may be practiced without these specific details. In some instances, well-known methods, structures and techniques have not been shown in detail in order not to obscure an understanding of this description.
Similarly, it should be appreciated that in the foregoing description of exemplary embodiments of the application, various features of the application are sometimes grouped together in a single embodiment, figure, or description thereof for the purpose of streamlining the disclosure and aiding in the understanding of one or more of the various inventive aspects. However, the disclosed method should not be construed as reflecting the intention that: i.e., the claimed application requires more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a single foregoing disclosed embodiment. Thus, the claims following the detailed description are hereby expressly incorporated into this detailed description, with each claim standing on its own as a separate embodiment of this application.
Those skilled in the art will appreciate that the modules in the apparatus of the embodiments may be adaptively changed and disposed in one or more apparatuses different from the embodiments. The modules or units or components of the embodiments may be combined into one module or unit or component and, furthermore, they may be divided into a plurality of sub-modules or sub-units or sub-components. Any combination of all features disclosed in this specification (including any accompanying claims, abstract and drawings), and all of the processes or units of any method or apparatus so disclosed, may be used in combination, except insofar as at least some of such features and/or processes or units are mutually exclusive. Each feature disclosed in this specification (including any accompanying claims, abstract and drawings), may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise.
Furthermore, those skilled in the art will appreciate that while some embodiments described herein include some features but not others included in other embodiments, combinations of features of different embodiments are meant to be within the scope of the application and form different embodiments. For example, in the following claims, any of the claimed embodiments can be used in any combination.
Various component embodiments of the application may be implemented in hardware, or in software modules running on one or more processors, or in a combination thereof. Those skilled in the art will appreciate that some or all of the functions of some or all of the components in the creation means of a virtual machine according to an embodiment of the present application may be implemented in practice using a microprocessor or Digital Signal Processor (DSP). The present application can also be implemented as an apparatus or device program (e.g., a computer program and a computer program product) for performing a portion or all of the methods described herein. Such a program embodying the present application may be stored on a computer readable medium, or may have the form of one or more signals. Such signals may be downloaded from an internet website, provided on a carrier signal, or provided in any other form.
It should be noted that the above-mentioned embodiments illustrate rather than limit the application, and that those skilled in the art will be able to design alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps not listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The application may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the unit claims enumerating several means, several of these means may be embodied by one and the same item of hardware. The use of the words first, second, third, etc. do not denote any order. These words may be interpreted as names.
It should be understood that, although the steps in the flowcharts of the figures are shown in order as indicated by the arrows, these steps are not necessarily performed in order as indicated by the arrows. The steps are not strictly limited in order and may be performed in other orders, unless explicitly stated herein. Moreover, at least some of the steps in the flowcharts of the figures may include a plurality of sub-steps or stages that are not necessarily performed at the same time, but may be performed at different times, the order of their execution not necessarily being sequential, but may be performed in turn or alternately with other steps or at least a portion of the other steps or stages.
The foregoing examples merely illustrate embodiments of the application and are described in more detail and are not to be construed as limiting the scope of the application. It should be noted that it will be apparent to those skilled in the art that several variations and modifications can be made without departing from the spirit of the application, which are all within the scope of the application. Accordingly, the scope of protection of the present application is to be determined by the appended claims.
Claims (10)
1. The pin configuration method of the electronic control unit is characterized by comprising the step of matching the signal standard quantity of all invalid functions with a constant and the step of performing pin matching on the valid functions;
the step of performing stitch matching on the effective functions comprises the following steps of:
respectively matching and selecting a pin number according to the signal calibration quantity of all the effective functions;
the pin numbers selected by matching are stored as array elements into a predefined one-dimensional array;
ordering all array elements in a one-dimensional array storing full array elements from small to large;
searching repeated array elements from the ordered array;
if no repeated array elements exist, outputting all the array elements to complete stitch matching of the effective functions;
if the repeated array elements exist, deleting the repeated array elements from the ordered array, updating the signal calibration quantity of all the effective functions by using the signal calibration quantity of the effective functions corresponding to the repeated array elements, updating the stitch numbers by using the pin numbers which are not configured, and updating the predefined one-dimensional array by using the array with the repeated array elements deleted;
wherein the size of the one-dimensional array is equal to the number of all active functions; the constant is greater than the maximum pin number.
2. The method of claim 1, wherein said step of matching the signal scalar quantity of all invalid functions to a constant comprises:
matching the signal standard quantity of all invalid functions with a predefined constant; the value of the predefined constant is greater than the maximum pin number.
3. The method of claim 1, wherein ordering all array elements in the one-dimensional array of full array elements from small to large comprises:
finding out the largest one of the 1 st to n th elements in the one-dimensional array storing the full array elements, and exchanging the largest one with the n th element;
recursively executing the steps for the 1 st to n-1 st array elements; wherein n is the size of the one-dimensional array.
4. A method according to claim 3, wherein said finding the largest one of said one-dimensional arrays of full array elements comprises:
comparing the sizes of the first array element and the second array element in the one-dimensional array, selecting a larger array element, comparing the larger array element with the third array element, and the like until the comparison is completed, thereby obtaining the largest array element.
5. The method of claim 1, wherein the searching for duplicate array elements from the ordered array comprises: and comparing the elements in the ordered array from front to back in sequence in pairs to find out the same array element.
6. The method of claim 1, wherein the searching for duplicate array elements from the ordered array comprises:
taking each array element value in the ordered array as a next pointer to point to the next array element to form a single-chain table;
if the repeated array elements exist in the array, a ring is necessarily existing in the single-chain table, and the repeated array elements are found by finding out the entry points of the ring;
if no ring exists in the singly linked list, no duplicate array elements exist.
7. The method of claim 1, wherein outputting all array elements comprises: defining a variable array, assigning all array elements to the variable array, and outputting the variable array.
8. The method of claim 1, wherein the ordering of all array elements in the one-dimensional array storing full array elements from small to large is performed using a bubbling algorithm.
9. An electronic device comprising a memory, a processor and a computer program stored on the memory and executable on the processor, the processor executing the program to implement the method of any of claims 1-8.
10. A non-transitory computer readable storage medium having stored thereon a computer program, characterized in that the program is executed by a processor to implement the method of any of claims 1-8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910889279.6A CN110825444B (en) | 2019-09-19 | 2019-09-19 | Pin configuration method of electronic control unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910889279.6A CN110825444B (en) | 2019-09-19 | 2019-09-19 | Pin configuration method of electronic control unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110825444A CN110825444A (en) | 2020-02-21 |
| CN110825444B true CN110825444B (en) | 2023-10-20 |
Family
ID=69548172
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910889279.6A Active CN110825444B (en) | 2019-09-19 | 2019-09-19 | Pin configuration method of electronic control unit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110825444B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116088473A (en) * | 2022-12-29 | 2023-05-09 | 潍柴动力股份有限公司 | Method, device, equipment and medium for checking free configuration uniqueness of controller pins |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102037445A (en) * | 2008-05-21 | 2011-04-27 | 惠瑞捷（新加坡）私人有限公司 | Method and apparatus for the determination of a repetitive bit value pattern |
| CN103902779A (en) * | 2014-04-04 | 2014-07-02 | 无锡市同步电子科技有限公司 | Screen printing identifying method for pins of device packaging libraries |
| CN109871001A (en) * | 2019-03-06 | 2019-06-11 | 普华基础软件股份有限公司 | A kind of method of pair of engine big data quantity calibration |
-
2019
- 2019-09-19 CN CN201910889279.6A patent/CN110825444B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102037445A (en) * | 2008-05-21 | 2011-04-27 | 惠瑞捷（新加坡）私人有限公司 | Method and apparatus for the determination of a repetitive bit value pattern |
| CN103902779A (en) * | 2014-04-04 | 2014-07-02 | 无锡市同步电子科技有限公司 | Screen printing identifying method for pins of device packaging libraries |
| CN109871001A (en) * | 2019-03-06 | 2019-06-11 | 普华基础软件股份有限公司 | A kind of method of pair of engine big data quantity calibration |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110825444A (en) | 2020-02-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20190051235A1 (en) | Gamma tuning method and gamma tuning device | |
| CN107480260B (en) | Big data real-time analysis method and device, computing equipment and computer storage medium | |
| CN110825444B (en) | Pin configuration method of electronic control unit | |
| AU2019241002B2 (en) | Transaction processing method and system, and server | |
| CN117076092B (en) | Multi-dimensional data task processing method and device, electronic equipment and storage medium | |
| CN117251298A (en) | Pipeline task cyclic execution method, system, equipment and medium | |
| CN103076801A (en) | Intelligent sorting method applied to automobile diagnosis equipment and automobile diagnosis equipment | |
| JP6413922B2 (en) | Software division method, software division apparatus, and in-vehicle apparatus | |
| US20070156769A1 (en) | Partition elimination system for a database that uses a multi-level partitioning definition | |
| CN110737671A (en) | Table-based retrieval method and device | |
| CN109783052B (en) | Data sorting method, device, server and computer readable storage medium | |
| CN111400377B (en) | Method and device for determining target data set | |
| CN111832714A (en) | Operation method and device | |
| CN113656430B (en) | Control method and device for automatic expansion of batch table data | |
| CN112395003A (en) | Operation method, device and related product | |
| CN112506944B (en) | Data standard conversion access method, device, equipment and medium between service systems | |
| CN113190497B (en) | Task processing method of reconfigurable processor and reconfigurable processor | |
| CN113672300B (en) | Plug-in scheduling method, device and storage medium | |
| CN111399905B (en) | Operation method, device and related product | |
| CN113590657B (en) | Database fragmentation-based data query method, device and server | |
| CN112100245B (en) | Data export method, device, electronic equipment and storage medium | |
| CN104123386B (en) | A kind of method and device of sorting in parallel | |
| CN112396186B (en) | Execution method, execution device and related product | |
| CN117478723A (en) | Data transmission method, device, equipment and storage medium | |
| CN118427241A (en) | Fuzzy matching query method and device for data, electronic equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |