CN110730318B - Pixel unit and pixel array for eliminating moire fringes - Google Patents
Pixel unit and pixel array for eliminating moire fringes Download PDFInfo
- Publication number
- CN110730318B CN110730318B CN201910938919.8A CN201910938919A CN110730318B CN 110730318 B CN110730318 B CN 110730318B CN 201910938919 A CN201910938919 A CN 201910938919A CN 110730318 B CN110730318 B CN 110730318B
- Authority
- CN
- China
- Prior art keywords
- pixel
- unit
- transistor
- subunit
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000005540 biological transmission Effects 0.000 claims description 85
- 108010001267 Protein Subunits Proteins 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 5
- 238000003384 imaging method Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000000839 emulsion Substances 0.000 description 3
- 239000010410 layer Substances 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 108091008695 photoreceptors Proteins 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- -1 silver halide Chemical class 0.000 description 2
- 239000013589 supplement Substances 0.000 description 2
- 108010010803 Gelatin Proteins 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 239000010419 fine particle Substances 0.000 description 1
- 229920000159 gelatin Polymers 0.000 description 1
- 239000008273 gelatin Substances 0.000 description 1
- 235000019322 gelatine Nutrition 0.000 description 1
- 235000011852 gelatine desserts Nutrition 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
- H01L27/14605—Structural or functional details relating to the position of the pixel elements, e.g. smaller pixel elements in the center of the imager compared to pixel elements at the periphery
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
- H01L27/14806—Structural or functional details thereof
- H01L27/14812—Special geometry or disposition of pixel-elements, address lines or gate-electrodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
Abstract
The invention discloses a pixel unit for eliminating moire fringes, which comprises a first pixel subunit and a second pixel subunit, wherein the first pixel subunit and the second pixel subunit respectively comprise two green pixels, a red pixel and a blue pixel, and the pixels in the first pixel subunit and the second pixel subunit are arranged according to a Bayer array; only one of the green pixels in the first pixel sub-unit is connected with the red pixel or the blue pixel in the second pixel sub-unit. The pixel unit and the pixel array for eliminating the moire fringes can effectively eliminate the moire fringes through a special arrangement mode.
Description
Technical Field
The invention relates to the field of image sensors, in particular to a pixel unit and a pixel array for eliminating moire fringes.
Background
Image sensors are an important component of cameras. While the image sensor in conventional cameras is implemented by film, in modern digital cameras the image sensor is implemented by a CMOS or CCD image sensor.
For film sensors, each film (including color film) includes two basic components: a single-layer or multi-layer emulsion layer, and a support-film base of the emulsion layer. The emulsion is made up by suspending fine particles sensitive to light in gelatin medium, in which the light-sensitive substance is silver halide particles, notably the light-sensitive silver halide particles are randomly distributed. Due to the randomness of the photosensitive particles, when photographing an object using a film sensor, moire does not occur even if the object is composed of regular lines or patterns.
Generally, moire is the visual result of interference between two lines or two objects at a constant angle and frequency, and when the human eye cannot distinguish the two lines or two objects, only the interference pattern is seen, and this optical phenomenon is moire.
It is noted that, in the case of a digital image sensor, whether a CMOS image sensor or a CCD image sensor, its light sensing pixels are generally formed in a regular arrangement as shown in fig. 1, and thus moire fringes are generally generated when an object formed of regular fringes or patterns is photographed.
Moir is due to the fact that the signal sampling frequency is close to the photoreceptor resolution, and a common solution is to use a low pass filter to block signals above the photoreceptor resolution, with the side effect of reducing the imaging resolution. The designer therefore has to make a compromise between resolution and moire fringes when designing the low pass filter.
Disclosure of Invention
In order to solve the above problems, the present invention provides a pixel unit and a pixel array for eliminating moire fringes, which can effectively eliminate moire fringes by a special arrangement mode.
In order to achieve the purpose, the invention adopts the following technical scheme: a pixel unit for eliminating moire fringes comprises a first pixel sub-unit and a second pixel sub-unit, wherein the first pixel sub-unit and the second pixel sub-unit respectively comprise two green pixels, one red pixel and one blue pixel, each pixel in the first pixel sub-unit and each pixel in the second pixel sub-unit are arranged according to a Bayer array, and only one green pixel in the first pixel sub-unit is connected with the red pixel or the blue pixel in the second pixel sub-unit.
Further, the pixel unit further comprises a gray pixel subunit, the gray pixel subunit comprises a gray pixel, and the surface of the gray pixel is covered with a visible light filter; the gray pixel subunit is positioned between the first pixel subunit and the second pixel subunit and is simultaneously connected with the first pixel subunit and the second pixel subunit.
Further, two green pixels, one red pixel and one blue pixel in the first pixel subunit and the second pixel subunit are regular octagons; the grayscale pixel sub-unit is a hexadecimal shape located between the first pixel sub-unit and the second pixel sub-unit.
Furthermore, the first pixel subunit further comprises a control module I, the second pixel subunit further comprises a control module II, and the gray-scale pixel subunit further comprises a control module III;
the control module I is positioned around or in the middle of two green pixels, one red pixel and one blue pixel in the first pixel subunit;
the control module II is positioned around or in the middle of two green pixels, one red pixel and one blue pixel in the second pixel subunit;
and the control module III is positioned at the joint of the gray-scale pixel subunit, the first pixel subunit and the second pixel subunit.
Further, the control module i comprises four first transfer transistors M4, M5, M6, M7, a second transfer transistor M12; the sources of the first transmission transistors M4, M5, M6 and M7 are respectively connected with two green pixels, one blue pixel and one red pixel in a first pixel subunit, the drains of the first transmission transistors M4, M5, M6 and M7 are commonly connected with the source of a second transmission transistor M12, the gates of the first transmission transistors M4, M5, M6 and M7 are respectively connected with control signals TX11, TX12, TX13 and TX14, and the gate of the second transmission transistor M12 is connected with a control signal TX _ G1;
the control module II comprises four first transmission transistors M8, M9, M10 and M11 and a second transmission transistor M14; the sources of the first transmission transistors M8, M9, M10 and M11 are respectively connected with two green pixels, one blue pixel and one red pixel in the second pixel subunit, the drains of the first transmission transistors M8, M9, M10 and M11 are commonly connected with the source of a second transmission transistor M14, the gates of the first transmission transistors M8, M9, M10 and M11 are respectively connected with control signals TX21, TX22, TX23 and TX24, and the gate of the second transmission transistor M12 is connected with a control signal TX _ G3;
the control module III comprises a first transmission transistor M7, a second transmission transistor M13; the source of the first transfer transistor M7 is connected to the gray pixel, the drain of the first transfer transistor M7 is commonly connected to the source of the second transfer transistor M13, the gate of the first transfer transistor M7 is connected to the control signal TX1R, and the gate of the second transfer transistor M13 is connected to the control signal TX _ G2;
the drain of the second transmission transistor M12, the drain of the second transmission transistor M13 and the drain of the second transmission transistor M14 are commonly connected to a reset transistor M3, and the control module I, the control module II and the control module III share the reset transistor M3, the source follower transistor M2 and the row selection transistor M1.
A method for exposing a pixel unit for eliminating moire fringes, comprising the steps of:
s01: the ROW selection signal ROW controls the ROW selection transistor M1 to be turned on, and controls the pixel unit to start working;
s02: the reset signal RX controls the reset transistor M3 to turn on and then off, and controls the photodiodes of each pixel in the first pixel subunit, the second pixel subunit, and the grayscale pixel subunit to reset; the first pixel subunit and the second pixel subunit respectively comprise two green pixels, one blue pixel and one red pixel; the first pixel subunit comprises a control module I, and the control module I comprises four first transfer transistors M4, M5, M6, M7 and a second transfer transistor M12; the second pixel subunit comprises a control module II comprising four first transfer transistors M8, M9, M10, M11 and a second transfer transistor M14; the gray scale pixel subunit comprises a control module III, wherein the control module III comprises a first transmission transistor M7 and a second transmission transistor M13; the control module I, the control module II and the control module III share a reset transistor M3 and a row selection transistor M1;
s03: the control signal TX _ G1 controls the second transmission transistor M12 to be turned on, and the control signals TX11, TX12, TX13 and TX14 sequentially control the first transmission transistors M4, M5, M6 and M7 to be turned on and off first, wherein the first transmission transistors connecting the two green pixels are turned on and off at the same time;
s04: the control signal TX _ G1 controls the second pass transistor M12 to be turned off; the control signal TX _ G2 controls the second transmission transistor M13 to be turned on, and the control signal TX1R controls the first transmission transistor M7 to be turned on and off again;
s05: the control signal TX _ G2 controls the second pass transistor M13 to be turned off; the control signal TX _ G3 controls the second transmission transistor M14 to be turned on, and the control signals TX21, TX22, TX23 and TX24 sequentially control the first transmission transistors M8, M9, M10 and M11 to be turned on and off first, wherein the first transmission transistors connecting the two green pixels are turned on and off at the same time; the control signal TX _ G3 controls the second transmission transistor M14 to be turned off, the ROW selection signal ROW controls the ROW selection transistor M1 to be turned off, and the pixel unit completes exposure.
Further, the pixel cell of claim 1 comprising a rows and B columns, a and B each being a positive integer greater than 0.
Further, the pixel unit further comprises a gray pixel subunit, the gray pixel subunit comprises a gray pixel, and the surface of the gray pixel is covered with a visible light filter; the gray pixel subunit is positioned between the first pixel subunit and the second pixel subunit and is simultaneously connected with the first pixel subunit and the second pixel subunit.
Further, two green pixels, one red pixel and one blue pixel in the first pixel subunit and the second pixel subunit are regular octagons; the grayscale pixel sub-unit is a hexadecimal shape located between the first pixel sub-unit and the second pixel sub-unit.
Further, the gray scale pixel sub-unit of the odd row pixel unit in the pixel array is positioned below the first pixel sub-unit and the second pixel sub-unit, and the gray scale pixel sub-unit of the even row pixel unit is positioned above the first pixel sub-unit and the second pixel sub-unit.
The invention has the beneficial effects that: according to the invention, each pixel in the pixel unit is arranged in a special way, so that periodic repeated arrangement is avoided, and moire fringes can be effectively eliminated; meanwhile, a gray pixel is added in the pixel unit, the gray pixel retains near-infrared band information of signals, and the imaging device is particularly suitable for imaging extremely dark light and can be used as a supplement of a visible light pixel unit; according to the pixel array, each pixel unit is placed in the positive and negative directions, so that the formation of moire fringes is further effectively reduced.
Drawings
FIG. 1 is a schematic diagram of a pixel array in the prior art;
FIG. 2 is a schematic diagram of an arrangement of pixel units according to the present invention;
FIG. 3 is a schematic layout diagram of a pixel unit control module according to the present invention;
FIG. 4 is a circuit diagram of a pixel cell according to the present invention;
FIG. 5 shows the control logic sequence of the pixel unit according to the present invention.
FIG. 6 is a pixel array formed by pixel units according to the present invention;
FIG. 7 is a complete pixel array formed by pixel cells of the present invention;
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, embodiments of the present invention are described in detail below with reference to the accompanying drawings.
The invention provides a pixel unit for eliminating moire fringes, which comprises a first pixel sub-unit and a second pixel sub-unit, wherein the first pixel sub-unit and the second pixel sub-unit respectively comprise two green pixels, a red pixel and a blue pixel, and the pixels in the first pixel sub-unit and the second pixel sub-unit are arranged according to a Bayer array; the Bayer array arrangement means that each pixel unit is divided into four photosensitive areas, wherein one red photosensitive area, one blue photosensitive area and two green photosensitive areas; only one of the green pixels in the first pixel sub-unit is connected to either the red pixel or the blue pixel in the second pixel sub-unit. It should be noted that, in the present invention, the first pixel sub-unit and the second pixel sub-unit are the same sub-unit, but they are not disposed toward the same direction when they are arranged, and it is necessary to ensure that the green pixel in one pixel sub-unit is connected to the red pixel or the blue pixel in the other pixel sub-unit.
The pixel unit also comprises a gray pixel subunit, wherein the gray pixel subunit comprises a gray pixel, and the surface of the gray pixel is covered with a visible light filter; the gray pixel subunit is positioned between the first pixel subunit and the second pixel subunit and is simultaneously connected with the first pixel subunit and the second pixel subunit. A micro lens and a color filter are covered above the first pixel subunit and the second pixel subunit, the micro lens is used for condensing light, and the color filter is used for acquiring color information of red, green and blue independent color channels; the gray pixel covers the micro lens and the visible light filter and is used for filtering signals in a visible light waveband (with the wavelength of 300-750nm) and obtaining signals in a near infrared waveband (with the wavelength of more than 750nm), and the gray pixel retains near infrared waveband information of the signals, so that the gray pixel is particularly suitable for imaging extremely dark light and is used as a supplement for a red pixel, a green pixel and a blue pixel in visible light.
Preferably, as shown in fig. 2, two green pixels, one red pixel and one blue pixel in the first pixel subunit and the second pixel subunit are regular octagons in the present invention; the gray pixel sub-unit is a hexadecimal shape located between the first pixel sub-unit and the second pixel sub-unit, and the gray pixel sub-unit can be located above or below the first pixel sub-unit and the second pixel sub-unit. As shown in fig. 2, one of the green pixels in the first pixel sub-unit and the red pixel in the second pixel sub-unit share one side of a regular octagon. The gray pixels are positioned above or below the first pixel subunit and the second pixel subunit, are in a hexadecimal shape, and have the same length of each side, which is equal to the side length of the regular octagon; in a complete pixel unit, four sides of the gray pixel sub-unit are just coincided with the green pixel and the red pixel adjacent to the first pixel sub-unit, and the other four sides of the gray pixel sub-unit are coincided with the red pixel and the green pixel adjacent to the second pixel sub-unit. The pixel unit with the arrangement mode is different from the traditional pixel unit arrangement in the figure 1, and the arrangement mode in the invention leads the red pixel, the blue pixel, the green pixel and the gray pixel to be arranged in a staggered way, thus effectively reducing the formation of moire fringes.
With reference to fig. 2, the first pixel subunit further includes a control module i, the second pixel subunit further includes a control module ii, and the grayscale pixel subunit further includes a control module iii; the control module I is positioned between two green pixels, one red pixel and one blue pixel in the first pixel subunit and is a square surrounded by four regular octagons, and the control module I comprises a transistor in the first pixel subunit; the control module II is positioned between two green pixels, one red pixel and one blue pixel in the second pixel subunit and is a square surrounded by four regular octagons, and the control module II comprises a transistor in the second pixel subunit; the control module III is also rectangular and is positioned at the joint of the gray-scale pixel subunit, the first pixel subunit and the second pixel subunit, and the control module III comprises a transistor in the gray-scale pixel subunit. The black marks in the rectangles in fig. 2 represent the respective control modules. It should be noted that the control modules i and ii may also be located around two green pixels, one red pixel and one blue pixel, such as positions 1 to 7 in fig. 3. The control module I and the control module II can be positioned at any position around the first pixel subunit and the second pixel subunit in the pixel unit. In practical applications, the control module i and the control module ii may not be adjacent to the first pixel sub-unit and the second pixel sub-unit, and may be located at any position in the pixel unit except for the first pixel sub-unit, the second pixel sub-unit and the gray scale pixel sub-unit, according to different shapes of the pixel unit. The control module III in the gray pixel subunit can also be positioned at any position inside the hexadecimal. The optimal position relationship between the control modules and the pixel subunits is shown in fig. 2, and the position relationship can enable the control modules to be connected through short wiring, enable the pixel units to be seamlessly spliced in the pixel array and improve the space utilization rate of the pixel array.
The size of the pixel unit in the invention is 0.8 micrometer to 50 micrometers, preferably 2.8 micrometers, the size of the pixel unit in the invention is defined as the distance between the central points of two adjacent pixel units, and the distance between the central points of two adjacent pixel units in the row direction in the pixel array is 0.8 micrometer to 50 micrometers, preferably 2.8 micrometers. It should be noted that the pixel units in the present invention can be regular rectangles or irregular polygons as shown in fig. 2 or other shapes including the structure shown in fig. 2, and the space utilization rate of the pixel array formed by the pixel units is the highest only when the shape of the pixel units is identical to that of fig. 2, and as shown in fig. 6 and 7, the adjacent pixel units can be spliced together without gaps; when the pixel cells are in other shapes including the structure shown in fig. 2, the space utilization of the spliced-together pixel cells is reduced (seamless splicing cannot be performed as shown in fig. 6 and 7). The specific shape of the pixel cell of the present invention does not affect the moire fringe removing function of the present invention.
Referring to fig. 4, the control module i, the control module ii and the control module iii share the reset transistor M3, the source follower transistor M2 and the row selection transistor M1, and the control module i and the control module ii are preferably located at the middle position between the first pixel subunit and the second pixel subunit.
The control module I comprises four first transmission transistors M4, M5, M6 and M7 and a second transmission transistor M12; sources of the first transmission transistors M4, M5, M6 and M7 are respectively connected with the photodiode PD _1R of the red pixel, the photodiode PD _1B of the blue pixel, the photodiode PD _1G1 of the green pixel and the photodiode PD _1G2 of the green pixel in the first pixel subunit, drains of the first transmission transistors M4, M5, M6 and M7 are commonly connected with a source of the second transmission transistor M12, gates of the first transmission transistors M4, M5, M6 and M7 are respectively connected with control signals TX11, TX12, TX13 and TX14, and a gate of the second transmission transistor M12 is connected with a control signal TX _ G1;
the control module II comprises four first transmission transistors M8, M9, M10 and M11 and a second transmission transistor M14; sources of the first transmission transistors M8, M9, M10 and M11 are respectively connected to the photodiode PD _2R of the red pixel, the photodiode PD _2B of the blue pixel, the photodiode PD _2G1 of the green pixel and the photodiode PD _2G2 of the green pixel in the second pixel subunit, drains of the first transmission transistors M8, M9, M10 and M11 are commonly connected to a source of the second transmission transistor M14, gates of the first transmission transistors M8, M9, M10 and M11 are respectively connected to control signals TX21, TX22, TX23 and TX24, and a gate of the second transmission transistor M14 is connected to a control signal TX _ G3;
the control module III comprises a first transmission transistor M7, a second transmission transistor M13; the source of the first transfer transistor M7 is connected to the photodiode PD _ IR of the gray pixel, the drain of the first transfer transistor M7 is commonly connected to the source of the second transfer transistor M13, the gate of the first transfer transistor M7 is connected to the control signal TX1R, and the gate of the second transfer transistor M13 is connected to the control signal TX _ G2;
the drain of the second transfer transistor M12, the drain of the second transfer transistor M13, and the drain of the second transfer transistor M14 are commonly connected to the source of the reset transistor M3 and the gate of the source follower transistor M2, the gate of the reset transistor M3 is connected to the reset signal RX, the drain of the reset transistor M3 and the drain of the source follower transistor M2 are connected to the power supply, the source of the source follower transistor M2 is connected to the drain of the ROW selection transistor M1, the gate of the ROW selection transistor M1 is connected to the ROW selection signal ROW, and the source is connected to the output signal.
It is worth noting that the sources and drains of all transistors in the circuit diagram can be interchanged.
Referring to fig. 5, the method for performing exposure by using the pixel unit includes the following steps:
s01: the ROW selection signal ROW controls the ROW selection transistor M1 to be turned on, and controls the pixel unit to start working;
s02: the reset signal RX controls the reset transistor M3 to turn on and then off, and controls the photodiodes of each pixel in the first pixel subunit, the second pixel subunit, and the grayscale pixel subunit to reset;
s03: the control signal TX _ G1 controls the second transfer transistor M12 to be turned on, and the control signals TX11, TX12, TX13 and TX14 sequentially control the first transfer transistors M4, M5, M6 and M7 to be turned on and off, wherein the first transfer transistors connecting the two green pixels are turned on and off simultaneously.
Specifically, the control signal TX11 controls the first transmission transistor M4 to be turned on and then turned off, then the control signal TX12 controls the first transmission transistor M5 to be turned on and then turned off, and finally the control signal TX13 and the control signal TX14 control the first transmission transistor M6 and the first transmission transistor M7 to be turned on and then turned off simultaneously;
s04: the control signal TX _ G1 controls the second pass transistor M12 to be turned off; the control signal TX _ G2 controls the second transmission transistor M13 to be turned on, and the control signal TX1R controls the first transmission transistor M7 to be turned on and off again;
s05: the control signal TX _ G2 controls the second pass transistor M13 to be turned off; the control signal TX _ G3 controls the second transmission transistor M14 to be turned on, and the control signals TX21, TX22, TX23 and TX24 sequentially control the first transmission transistors M8, M9, M10 and M11 to be turned on and off first, wherein the first transmission transistors connecting the two green pixels are turned on and off at the same time;
specifically, the control signal TX21 controls the first transmission transistor M8 to be turned on and then turned off, then the control signal TX22 controls the first transmission transistor M9 to be turned on and then turned off, and finally the control signal TX23 and the control signal TX24 control the first transmission transistor M10 and the first transmission transistor M11 to be turned on and then turned off simultaneously;
finally, the control signal TX _ G3 controls the second transfer transistor M14 to be turned off, the ROW selection signal ROW controls the ROW selection transistor M1 to be turned off, and the pixel unit completes exposure.
The invention also provides a pixel array for eliminating moire fringes, which comprises A rows and B columns of the pixel units, wherein A and B are positive integers larger than 0.
According to the invention, the gray pixel sub-units can be positioned above or below the space between the first pixel sub-unit and the second pixel sub-unit, and the gray pixel sub-units of two adjacent rows of pixel units can be positioned in the same row by distributing the gray pixel sub-units in the two adjacent rows of pixel units at different positions between the first pixel sub-unit and the second pixel sub-unit. Referring to fig. 6 and 7, the gray-scale pixel sub-units of the odd-numbered rows of pixel units in the pixel array of the present invention are located below the space between the first pixel sub-unit and the second pixel sub-unit, and the gray-scale pixel sub-units of the even-numbered rows of pixel units are located above the space between the first pixel sub-unit and the second pixel sub-unit, i.e. the gray-scale pixel sub-units in the first row of pixel units and the gray-scale pixel sub-units in the second row of pixel units are located in the same row; and the gray pixel subunits in the third row of pixel units and the gray pixel subunits in the fourth row of pixel units are positioned in the same row, and so on, so as to form a pixel array in the row A. In the pixel array, the number of pixel units in each row is equal, and if each row includes B pixel units, a pixel array of a row a and B columns is formed. Due to the different locations of the gray pixel sub-elements in the adjacent odd and even rows, the pixel elements of each column are misaligned in the column direction, as shown in fig. 7, resulting in a 6-row and 6-column pixel array. The pixel array formed by the arrangement mode further enables the red pixels, the blue pixels, the green pixels and the gray pixels to be arranged in a staggered mode, and the formation of moire fringes can be effectively reduced.
The above description is only a preferred embodiment of the present invention, and the embodiment is not intended to limit the scope of the present invention, so that all equivalent structural changes made by using the contents of the specification and the drawings of the present invention should be included in the scope of the appended claims.
Claims (8)
1. The pixel unit for eliminating the moire fringes is characterized by comprising a first pixel sub-unit and a second pixel sub-unit, wherein the first pixel sub-unit and the second pixel sub-unit respectively comprise two green pixels, one red pixel and one blue pixel, each pixel in the first pixel sub-unit and the second pixel sub-unit is arranged according to a Bayer array, and only one green pixel in the first pixel sub-unit is connected with the red pixel or the blue pixel in the second pixel sub-unit; the pixel unit further comprises a gray pixel subunit which comprises a gray pixel, and the surface of the gray pixel is covered with a visible light filter; the gray pixel subunit is positioned between the first pixel subunit and the second pixel subunit and is simultaneously connected with the first pixel subunit and the second pixel subunit.
2. The pixel unit for eliminating moire fringes of claim 1 wherein two green pixels, one red pixel and one blue pixel of said first and second pixel sub-units are regular octagons; the grayscale pixel sub-unit is a hexadecimal shape located between the first pixel sub-unit and the second pixel sub-unit.
3. The pixel unit for eliminating moire fringes according to claim 1, wherein said first pixel sub-unit further comprises a control module i, said second pixel sub-unit further comprises a control module ii, said gray scale pixel sub-unit further comprises a control module iii;
the control module I is positioned around or in the middle of two green pixels, one red pixel and one blue pixel in the first pixel subunit;
the control module II is positioned around or in the middle of two green pixels, one red pixel and one blue pixel in the second pixel subunit;
and the control module III is positioned at the joint of the gray-scale pixel subunit, the first pixel subunit and the second pixel subunit.
4. The pixel unit of claim 3, wherein the control module I comprises four first transfer transistors M4, M5, M6, M7, a second transfer transistor M12; the sources of the first transmission transistors M4, M5, M6 and M7 are respectively connected with two green pixels, one blue pixel and one red pixel in a first pixel subunit, the drains of the first transmission transistors M4, M5, M6 and M7 are commonly connected with the source of a second transmission transistor M12, the gates of the first transmission transistors M4, M5, M6 and M7 are respectively connected with control signals TX11, TX12, TX13 and TX14, and the gate of the second transmission transistor M12 is connected with a control signal TX _ G1;
the control module II comprises four first transmission transistors M8, M9, M10 and M11 and a second transmission transistor M14; the sources of the first transmission transistors M8, M9, M10 and M11 are respectively connected with two green pixels, one blue pixel and one red pixel in the second pixel subunit, the drains of the first transmission transistors M8, M9, M10 and M11 are commonly connected with the source of a second transmission transistor M14, the gates of the first transmission transistors M8, M9, M10 and M11 are respectively connected with control signals TX21, TX22, TX23 and TX24, and the gate of the second transmission transistor M12 is connected with a control signal TX _ G3;
the control module III comprises a first transmission transistor M7, a second transmission transistor M13; the source of the first transfer transistor M7 is connected to the gray pixel, the drain of the first transfer transistor M7 is commonly connected to the source of the second transfer transistor M13, the gate of the first transfer transistor M7 is connected to the control signal TX1R, and the gate of the second transfer transistor M13 is connected to the control signal TX _ G2;
the drain of the second transmission transistor M12, the drain of the second transmission transistor M13 and the drain of the second transmission transistor M14 are commonly connected to a reset transistor M3, and the control module I, the control module II and the control module III share the reset transistor M3, the source follower transistor M2 and the row selection transistor M1.
5. A method for exposing a pixel unit for eliminating moire fringes, comprising the steps of:
s01: the ROW selection signal ROW controls the ROW selection transistor M1 to be turned on, and controls the pixel unit to start working;
s02: the reset signal RX controls the reset transistor M3 to turn on and then off, and controls the photodiodes of each pixel in the first pixel subunit, the second pixel subunit, and the grayscale pixel subunit to reset; the first pixel subunit and the second pixel subunit respectively comprise two green pixels, one blue pixel and one red pixel; the first pixel subunit comprises a control module I, and the control module I comprises four first transfer transistors M4, M5, M6, M7 and a second transfer transistor M12; the second pixel subunit comprises a control module II comprising four first transfer transistors M8, M9, M10, M11 and a second transfer transistor M14; the gray scale pixel subunit comprises a control module III, wherein the control module III comprises a first transmission transistor M7 and a second transmission transistor M13; the control module I, the control module II and the control module III share a reset transistor M3 and a row selection transistor M1;
s03: the control signal TX _ G1 controls the second transmission transistor M12 to be turned on, and the control signals TX11, TX12, TX13 and TX14 sequentially control the first transmission transistors M4, M5, M6 and M7 to be turned on and off first, wherein the first transmission transistors connecting the two green pixels are turned on and off at the same time;
s04: the control signal TX _ G1 controls the second pass transistor M12 to be turned off; the control signal TX _ G2 controls the second transmission transistor M13 to be turned on, and the control signal TX1R controls the first transmission transistor M7 to be turned on and off again;
s05: the control signal TX _ G2 controls the second pass transistor M13 to be turned off; the control signal TX _ G3 controls the second transmission transistor M14 to be turned on, and the control signals TX21, TX22, TX23 and TX24 sequentially control the first transmission transistors M8, M9, M10 and M11 to be turned on and off first, wherein the first transmission transistors connecting the two green pixels are turned on and off at the same time; the control signal TX _ G3 controls the second transmission transistor M14 to be turned off, the ROW selection signal ROW controls the ROW selection transistor M1 to be turned off, and the pixel unit completes exposure.
6. A pixel array for moire removal comprising a rows and B columns of the pixel cell of claim 1, a and B each being a positive integer greater than 0.
7. The pixel array of claim 6, wherein two green pixels, one red pixel and one blue pixel of the first and second pixel sub-units are regular octagons; the grayscale pixel sub-unit is a hexadecimal shape located between the first pixel sub-unit and the second pixel sub-unit.
8. The pixel array of claim 7, wherein the gray scale pixel sub-units of the odd-numbered rows of pixel units in the pixel array are located below and above the first pixel sub-unit and the second pixel sub-unit, respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910938919.8A CN110730318B (en) | 2019-09-30 | 2019-09-30 | Pixel unit and pixel array for eliminating moire fringes |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910938919.8A CN110730318B (en) | 2019-09-30 | 2019-09-30 | Pixel unit and pixel array for eliminating moire fringes |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110730318A CN110730318A (en) | 2020-01-24 |
| CN110730318B true CN110730318B (en) | 2022-01-04 |
Family
ID=69218656
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910938919.8A Active CN110730318B (en) | 2019-09-30 | 2019-09-30 | Pixel unit and pixel array for eliminating moire fringes |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110730318B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1795560A (en) * | 2003-05-23 | 2006-06-28 | Atmel格勒诺布尔公司 | Matrix image recorder using cmos technology |
| JP2010034895A (en) * | 2008-07-29 | 2010-02-12 | Canon Inc | Solid-state imaging apparatus |
| CN101931021A (en) * | 2010-08-28 | 2010-12-29 | 湘潭大学 | Single-photon avalanche diode and three-dimensional CMOS (Complementary Metal Oxide Semiconductor) image sensor based on same |
| CN103686103A (en) * | 2013-12-31 | 2014-03-26 | 上海集成电路研发中心有限公司 | Image sensor with merged and split modes and pixel units |
| CN207008094U (en) * | 2017-03-08 | 2018-02-13 | Hoya株式会社 | Piece is enameled optical filter, photographing element and fujinon electronic video endoscope |
| CN108462841A (en) * | 2018-03-21 | 2018-08-28 | 上海晔芯电子科技有限公司 | Pel array and imaging sensor |
| CN109417613A (en) * | 2016-07-05 | 2019-03-01 | 华为技术有限公司 | Imaging sensor method and apparatus with multiple continuous infrared filter units |
| JP2019057893A (en) * | 2017-09-22 | 2019-04-11 | 株式会社日立国際電気 | Imaging device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7768569B2 (en) * | 2006-08-17 | 2010-08-03 | Altasens, Inc. | High sensitivity color filter array |
| US9986213B2 (en) * | 2016-06-29 | 2018-05-29 | Omnivision Technologies, Inc. | Image sensor with big and small pixels and method of manufacture |
| US10923516B2 (en) * | 2018-03-22 | 2021-02-16 | Ricoh Company, Ltd. | Image capturing device, image capturing method, image processing device, image processing method, and storage medium |
-
2019
- 2019-09-30 CN CN201910938919.8A patent/CN110730318B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1795560A (en) * | 2003-05-23 | 2006-06-28 | Atmel格勒诺布尔公司 | Matrix image recorder using cmos technology |
| JP2010034895A (en) * | 2008-07-29 | 2010-02-12 | Canon Inc | Solid-state imaging apparatus |
| CN101931021A (en) * | 2010-08-28 | 2010-12-29 | 湘潭大学 | Single-photon avalanche diode and three-dimensional CMOS (Complementary Metal Oxide Semiconductor) image sensor based on same |
| CN103686103A (en) * | 2013-12-31 | 2014-03-26 | 上海集成电路研发中心有限公司 | Image sensor with merged and split modes and pixel units |
| CN109417613A (en) * | 2016-07-05 | 2019-03-01 | 华为技术有限公司 | Imaging sensor method and apparatus with multiple continuous infrared filter units |
| CN207008094U (en) * | 2017-03-08 | 2018-02-13 | Hoya株式会社 | Piece is enameled optical filter, photographing element and fujinon electronic video endoscope |
| JP2019057893A (en) * | 2017-09-22 | 2019-04-11 | 株式会社日立国際電気 | Imaging device |
| CN108462841A (en) * | 2018-03-21 | 2018-08-28 | 上海晔芯电子科技有限公司 | Pel array and imaging sensor |
Non-Patent Citations (2)
| Title |
|---|
| Analysis and compensation of moire effects in fiber-coupled image sensors;Salman Karbasi et.al;《Proceedings of SPIE》;20150903;全文 * |
| 再见，低通滤镜;东星;《中国摄影家》;20130831;全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110730318A (en) | 2020-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10015416B2 (en) | Imaging systems with high dynamic range and phase detection pixels | |
| US9681057B2 (en) | Exposure timing manipulation in a multi-lens camera | |
| TWI549273B (en) | Lens array for partitioned image sensor having color filters | |
| JP6120508B2 (en) | Imaging device and imaging apparatus | |
| RU2490715C1 (en) | Image capturing device | |
| JP5845856B2 (en) | Solid-state imaging device, manufacturing method thereof, and electronic device | |
| CN103444185B (en) | Color image element and imaging device | |
| EP3242479B1 (en) | Imaging device and mobile terminal | |
| KR100821480B1 (en) | Image senser and method for menufacturing of the same | |
| US20130038691A1 (en) | Asymmetric angular response pixels for single sensor stereo | |
| KR20180054733A (en) | High Contrast Pixel Using Optical Isolation | |
| JP2013546249A5 (en) | ||
| JP3478796B2 (en) | Solid-state imaging device | |
| CN102484723A (en) | Solid-state image capturing element, image capturing device and signal processing method | |
| WO2021073141A1 (en) | Image processing method, image processing device, and photographing device | |
| EP3902242B1 (en) | Image sensor and signal processing method | |
| JP2023516410A (en) | Image sensor and image light sensing method | |
| JPWO2012127701A1 (en) | Color imaging device, imaging device, and imaging program | |
| KR102632474B1 (en) | Pixel array included in image sensor and image sensor including the same | |
| CN103222267A (en) | Solid-state imaging element, image capture device and signal processing method | |
| CN110730318B (en) | Pixel unit and pixel array for eliminating moire fringes | |
| TW200533956A (en) | Image sensing device of improving image quality and reducing color shift effect | |
| CN101883289A (en) | Parallax reservation and parallax elimination in imaging systems of multiple-lens and multiple-sensor | |
| CN105826335A (en) | Solid-state image pickup device | |
| US11238830B2 (en) | Display device and display method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |