CN110704998A - Multimedia IP bandwidth performance verification method and device - Google Patents
Multimedia IP bandwidth performance verification method and device Download PDFInfo
- Publication number
- CN110704998A CN110704998A CN201910551838.2A CN201910551838A CN110704998A CN 110704998 A CN110704998 A CN 110704998A CN 201910551838 A CN201910551838 A CN 201910551838A CN 110704998 A CN110704998 A CN 110704998A
- Authority
- CN
- China
- Prior art keywords
- performance
- test
- simulation
- module
- bandwidth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3668—Software testing
- G06F11/3672—Test management
- G06F11/3684—Test management for test design, e.g. generating new test cases
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3668—Software testing
- G06F11/3672—Test management
- G06F11/3688—Test management for test execution, e.g. scheduling of test suites
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses a method and a device for verifying multimedia IP bandwidth performance, and relates to the technical field of IP simulation verification. The method comprises the following steps: selecting a typical test case to construct a typical test case pool; monitoring performance test points of an IP port and an IP internal sub-module; simulating a bandwidth performance test environment, starting automatic cycle simulation on the test case corresponding to each performance test point until a limit value of the IP bandwidth performance under the performance test point is obtained, and recording monitoring information of an IP port and an IP internal sub-module during cycle simulation; and analyzing the monitoring information to obtain characteristic information limiting the extreme value of the IP bandwidth performance. In the invention, a typical test case pool is constructed in the early stage of IP development, and the characteristic information for limiting the IP bandwidth performance is determined by simulating the performance test, thereby facilitating the iterative development of IP designers and the integration of SOC designers in the later stage.
Description
Technical Field
The invention relates to the technical field of IP simulation verification, in particular to verification of multimedia IP bandwidth performance.
Background
In the design and development of the IP, On the basis of ensuring the correct function development, attention needs to be paid to bandwidth performance indexes that the IP can reach, so that when an SOC (System On Chip) is integrated, the type selection and design of a bus and a DDR (DDR SDRAM, double data rate synchronous dynamic random access memory) can be correctly performed.
Currently, computer simulation analysis is commonly used to test IP bandwidth performance indicators. On one hand, simulation analysis often has limitations of server and software license; on the other hand, the test cases of the multimedia IP used in the simulation are up to several hundreds, and the selection of the stress test cases often depends on the experience of the designer, so that the selected test cases may not be typical enough, thereby omitting typical limit test cases, or the selected test cases are large in number and are repeated mutually, thereby consuming unnecessary simulation time and resources.
How to quickly find the limit scene of the IP performance verification in the test pool with a large number of test cases, how to obtain the limit value of the IP bandwidth performance under the performance test point and the related information affecting the IP bandwidth performance are technical problems that need to be solved at present.
Disclosure of Invention
The invention aims to: the defects of the prior art are overcome, and a method and a device for verifying the multimedia IP bandwidth performance are provided. In the invention, a typical test case pool is constructed in the early stage of IP development, information such as the limiting value of the IP bandwidth performance is obtained by simulating the performance test environment, characteristic information for limiting the IP bandwidth performance is determined, and the iterative development of IP designers and the integration of SOC designers in the later stage are facilitated.
In order to achieve the above object, the present invention provides the following technical solutions:
a method for verifying multimedia IP bandwidth performance comprises the following steps:
selecting a typical test case from the test pool, and constructing a typical test case pool;
monitoring performance test points of an IP port and an IP internal sub-module;
simulating a bandwidth performance test environment, starting automatic cycle simulation on the test case corresponding to each performance test point until a limit value of the IP bandwidth performance under the performance test point is obtained, and recording monitoring information of an IP port and an IP internal sub-module during cycle simulation;
and analyzing the monitoring information to obtain characteristic information limiting the extreme value of the IP bandwidth performance.
Further, the step of selecting the typical test case from the test pool is,
collecting test case information for testing IP performance in a test pool;
each test case is simulated, during simulation, the test cases are monitored through an external monitoring device based on preset bandwidth performance indexes, and numerical value information of each bandwidth performance index is recorded;
according to the recorded numerical information, obtaining a limit test case corresponding to each bandwidth performance index after comparative analysis;
and storing the limit test cases corresponding to all the bandwidth performance indexes as typical test cases.
Furthermore, each test case is simulated through EDA (electronic Design Automation) simulation, and a plurality of sub-threads are started to monitor each test case during simulation.
Further, an excitation environment is set through an excitation device to simulate a bandwidth performance test environment;
the excitation device can simulate the simulation pressure test of the extreme scene on the IP according to the preset bandwidth performance verification requirement.
Further, during automatic cycle simulation, setting the performance test step length of each performance test simulation through an excitation device;
performing simulation based on the current performance test step length, and judging whether the performance requirement is met or not when the single simulation is finished; when the performance requirement is met, increasing a preset performance test step length on the basis of the current performance test step length, and starting the next simulation; and when the performance requirements are not met, ending the circular simulation to obtain the limit value of the IP bandwidth performance under the corresponding performance test point.
Furthermore, the IP internal sub-module comprises a data reading module, a data superposition module, a data zooming module and/or a data writing module.
Furthermore, a monitoring device is arranged to monitor the IP port signal and the performance test point signal of the IP internal sub-module, and transmit the monitored signal information to the information processing module for analysis and processing.
The invention also provides a device for verifying the multimedia IP bandwidth performance, which comprises the following structures:
the simulation control module is used for selecting a typical test case from the test pool to construct a typical test case pool, carrying out simulation verification on the test case in the typical test case pool according to the performance test item during performance pressure test, and carrying out cyclic pressure test;
the excitation module is used for sending out test excitation according to the performance test requirement and controlling the performance test step length;
the port monitoring module is used for monitoring an IP port signal and transmitting the port signal information to the information processing module;
the internal monitoring module is used for monitoring the performance test point signals of the IP internal sub-module and transmitting the signal information to the information processing module;
and the information processing module is used for analyzing and processing all the monitoring data to obtain the limit value of the IP bandwidth performance under each performance test point and obtain the characteristic information for limiting the extreme value of the IP bandwidth performance.
Further, the simulation control module comprises a first control submodule and a second control submodule;
the first control submodule is used for carrying out multi-thread parallel simulation on all test cases in the test pool according to the performance verification requirement, and selecting typical test cases which meet performance test items from the test pool;
and the second control submodule is used for performing multi-thread parallel simulation on the test cases of the typical test case pool according to the performance test items and performing cyclic pressure test on each thread during the performance pressure test.
Further, the stimulus module, when controlling the performance test step size, is configured to,
judging whether the simulation carried out by the current performance test step size meets the performance requirement; when the performance requirement is met, increasing a preset performance test step length on the basis of the current performance test step length, and starting the next simulation; and when the performance requirements are not met, ending the simulation, and obtaining the limit value of the IP bandwidth performance under the corresponding performance test point.
Due to the adoption of the technical scheme, compared with the prior art, the invention has the following advantages and positive effects as examples: in the early stage of IP development, a typical test case pool is constructed, information such as the limiting value of IP bandwidth performance is obtained through simulating a performance test environment, characteristic information (bottleneck) limiting the IP bandwidth performance is determined, and iterative development of IP designers and integration of SOC designers in the later stage are facilitated.
Drawings
Fig. 1 is a flowchart of a method for verifying multimedia IP bandwidth performance according to an embodiment of the present invention.
Fig. 2 is a flowchart of selecting a typical test case from the test pool according to the embodiment of the present invention.
Fig. 3 is a flowchart of automatic loop simulation according to an embodiment of the present invention.
Fig. 4 is a block diagram of a multimedia IP performance verification apparatus according to an embodiment of the present invention.
Detailed Description
The method and apparatus for verifying the performance of the multimedia IP bandwidth disclosed in the present invention are further described in detail with reference to the accompanying drawings and specific embodiments. It should be noted that technical features or combinations of technical features described in the following embodiments should not be considered as being isolated, and they may be combined with each other to achieve better technical effects. In the drawings of the embodiments described below, the same reference numerals appearing in the respective drawings denote the same features or components, and may be applied to different embodiments. Thus, once an item is defined in one drawing, it need not be further discussed in subsequent drawings.
It should be noted that the structures, proportions, sizes, and other dimensions shown in the drawings and described in the specification are only for the purpose of understanding and reading the present disclosure, and are not intended to limit the scope of the invention, which is defined by the claims, and any modifications of the structures, changes in the proportions and adjustments of the sizes and other dimensions, should be construed as falling within the scope of the invention unless the function and objectives of the invention are affected. The scope of the preferred embodiments of the present invention includes additional implementations in which functions may be executed out of order from that described or discussed, including substantially concurrently or in reverse order, depending on the functionality involved, as would be understood by those reasonably skilled in the art of the embodiments of the present invention.
Techniques, methods, and apparatus known to those of ordinary skill in the relevant art may not be discussed in detail but are intended to be part of the specification where appropriate. In all examples shown and discussed herein, any particular value should be construed as merely illustrative, and not limiting. Thus, other examples of the exemplary embodiments may have different values.
Examples
Referring to fig. 1, a method for verifying multimedia IP bandwidth performance is disclosed, which comprises the following steps:
s100, selecting typical test cases from the test pool, and constructing a typical test case pool.
In this embodiment, a typical test case is selected from the test pool according to the requirement of bandwidth performance verification by setting an external monitoring environment. The selection method is to simulate each test case, monitor the test cases according to the set bandwidth performance indexes, and record the numerical value of each performance index. After all regression of all test cases is completed, recording the performance index conditions of all test cases, obtaining a limit test case corresponding to each performance index through comparative analysis, and taking the limit test case as a typical test case to prepare for the next simulation pressure test.
The bandwidth performance index may be, for example and without limitation, a read bandwidth of a bus of each frame, a write bandwidth of a bus of each frame, a number of clocks consumed by each frame, and the like.
Preferably, each test case is simulated through EDA (electronic Design Automation) simulation, and a plurality of child threads are started during simulation to monitor each test case.
In specific implementation, as shown in fig. 2, the method comprises the following steps:
s101, setting an external monitoring environment and monitoring an IP port signal.
S102, selecting a test case, and running the EDA simulation in parallel.
And collecting test case information for testing the IP performance in the test pool, and simulating each test case.
And S103, starting n threads to monitor each test case according to the set n IP bandwidth performance indexes. And n is an integer greater than or equal to 1, and n threads monitor simultaneously.
During simulation, the external monitoring device carries out multithreading parallel monitoring on the test case based on a plurality of preset bandwidth performance indexes, and records the numerical information of each bandwidth performance index.
And S104, after the simulation is finished, protecting the test case corresponding to each bandwidth performance index as a source of the subsequent pressure test.
After the simulation is finished, each performance index corresponds to a most typical limit test case and serves as a case source of a subsequent pressure test. Specifically, according to the recorded numerical information, obtaining a limit test case corresponding to each bandwidth performance index after comparative analysis; and storing the limit test cases corresponding to all the bandwidth performance indexes as typical test cases.
And S200, monitoring performance test points of the IP port and the IP internal sub-module.
In this embodiment, performance test point signals of the IP port and the IP internal sub-module may be monitored by the monitoring device, and monitored signal information is transmitted to the information processing module for analysis and processing. The monitoring device is set before the performance test simulation.
S300, simulating a bandwidth performance test environment, starting automatic cycle simulation on the test case corresponding to each performance test point until a limit value of the IP bandwidth performance under the performance test point is obtained, and recording monitoring information of an IP port and an IP internal sub-module during cycle simulation.
In this embodiment, an excitation device is provided, and an excitation environment is set by the excitation device to simulate a bandwidth performance test environment.
The excitation device can also simulate a simulation pressure test of the extreme scene on the IP according to the preset bandwidth performance verification requirement.
For example, and not by way of limitation, the stimulus can control the bus read delay at any time, the step size of the read delay is set, if the simulation succeeds, the step size is increased to automatically start the next simulation until the simulation fails, and the limited bus read delay time is obtained. For another example, the bus write delay at any time is controlled by excitation, the step size of the write delay is set, if the simulation is successful, the step size is increased, the next simulation is started automatically until the simulation fails, and the limit bus write delay time is obtained.
During automatic cycle simulation, the performance test step length of each performance test simulation can be set through the excitation device, simulation is carried out based on the current performance test step length, and whether the performance requirements are met or not is judged when the single simulation is finished; when the performance requirement is met, the excitation device increases a preset performance test step length on the basis of the current performance test step length, and starts the next simulation; and when the performance requirements are not met, ending the circular simulation to obtain the limit value of the IP bandwidth performance under the corresponding performance test point.
In specific implementation, as shown in fig. 3, the method includes the following steps:
and S301, starting a performance pressure test according to the performance test condition.
And S302, exciting the device to control the step length of the performance test.
And S303, finishing simulation and checking whether the performance is abnormal. When the performance is not abnormal, the excitation device increases a preset performance test step length on the basis of the current performance test step length, and starts the next simulation; if the performance is abnormal, the process proceeds to step S304.
And S304, ending the simulation.
After the simulation is finished, the limiting value of the IP bandwidth performance under the corresponding performance test point is obtained, meanwhile, the monitoring device also records the monitoring information of the IP port and the IP internal sub-module during the simulation, and transmits the corresponding monitoring information to the information processing device.
For example, but not by way of limitation, for example, a test on the bandwidth read performance is initially simulated with a delay of 100ns, and if the test is successful, a certain performance test step size is increased; if the last test step is 100ns, starting the performance test of 200ns delay at this time until the test fails (the performance does not meet the requirement), and ending the loop simulation to obtain the delay time of the limited bandwidth reading performance.
S400, analyzing the monitoring information to obtain characteristic information limiting the extreme value of the IP bandwidth performance.
And the information processing device analyzes and processes the monitoring information and acquires the characteristic information limiting the extreme value of the IP bandwidth performance.
The multimedia IP interior is composed of various sub-modules, for example and without limitation, which may include a data reading module, a data superimposing module, a data scaling module, a data writing module, and the like. Each submodule has multiple FIFOs (first out first in first out) and state machines (state machines), and the correct processing and clock consumption of data by these submodules can become bottleneck nodes limiting the performance of the whole IP bandwidth. Therefore, in the bandwidth performance (pressure) test, in addition to recording the numerical value of the bandwidth performance index, the state of the internal sub-module needs to be recorded simultaneously through the internal monitoring device, so that the internal bottleneck of the IP influencing the bandwidth performance in the limit bandwidth test can be found, and more accurate information is provided for the optimization of the IP.
Each simulation of the IP bandwidth performance extremum can obtain the specific states of the IP internal sub-modules that affect the performance, for example, the FIFO states of which internal sub-modules are abnormal, the state machine information of which sub-modules is abnormal, the clock consumption number of which sub-modules is excessive, and the characteristic information that affects the bandwidth performance extremum can be used as a reference and basis for further optimizing IP development in the future.
Referring to fig. 4, a device for verifying multimedia IP bandwidth performance is further provided as another embodiment of the present invention.
The device comprises a simulation control module, an excitation module, a port monitoring module, an internal monitoring module and an information processing module.
The simulation control module is used for selecting typical test cases from the test pools to construct a typical test case pool, carrying out simulation verification on the test cases in the typical test case pool according to the performance test items during performance pressure test, and carrying out cyclic pressure test.
In this embodiment, the simulation control module preferably includes a first control sub-module and a second control sub-module.
And the first control submodule is used for carrying out multi-thread parallel simulation on all test cases in the test pool according to the performance verification requirement, and selecting typical test cases which meet the performance test items from the test pool.
And the second control submodule is used for performing multi-thread parallel simulation on the test cases of the typical test case pool according to the performance test items and performing cyclic pressure test on each thread during the performance pressure test.
And the excitation module is used for sending out test excitation according to the performance test requirement and controlling the performance test step length.
The stimulus module, in controlling the performance test step size, is configured to: judging whether the simulation carried out by the current performance test step size meets the performance requirement; when the performance requirement is met, increasing a preset performance test step length on the basis of the current performance test step length, and starting the next simulation; and when the performance requirements are not met, ending the simulation, and obtaining the limit value of the IP bandwidth performance under the corresponding performance test point.
And the port monitoring module is used for monitoring the IP port signal and transmitting the port signal information to the information processing module.
And the internal monitoring module is used for monitoring the performance test point signals of the IP internal sub-module and transmitting the signal information to the information processing module.
The multimedia IP interior is composed of various sub-modules, for example and without limitation, which may include a data reading module, a data superimposing module, a data scaling module, a data writing module, and the like. There are multiple FIFOs (first in first out) and state machines per submodule, and the correct processing of data and clock consumption by these submodules can become bottleneck nodes limiting the performance of the whole IP bandwidth. Therefore, in the bandwidth performance (pressure) test, in addition to recording the numerical value of the bandwidth performance index, the state of the internal sub-module needs to be recorded simultaneously through the internal monitoring device, so that the internal bottleneck of the IP influencing the bandwidth performance in the limit bandwidth test can be found, and more accurate information is provided for the optimization of the IP.
The information processing module is used for analyzing and processing all the monitoring data to obtain the limiting value of the IP bandwidth performance under each performance test point and obtain the characteristic information limiting the extreme value of the IP bandwidth performance.
Other technical features are described in the previous embodiment and are not described in detail herein.
It should be noted that in the present invention, a device or apparatus may also include other components typically found in a computing system, such as an operating system, a queue manager, a device driver, a database driver, or one or more network protocols, etc., stored in memory and executed by a processor.
In the foregoing description, the disclosure of the present invention is not intended to limit itself to these aspects. Rather, the various components may be selectively and operatively combined in any number within the intended scope of the present disclosure. In addition, terms like "comprising," "including," and "having" should be interpreted as inclusive or open-ended, rather than exclusive or closed-ended, by default, unless explicitly defined to the contrary. All technical, scientific, or other terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs unless defined otherwise. Common terms found in dictionaries should not be interpreted too ideally or too realistically in the context of related art documents unless the present disclosure expressly limits them to that. Any changes and modifications of the present invention based on the above disclosure will be within the scope of the appended claims.
Claims (10)
1. A method for verifying multimedia IP bandwidth performance is characterized by comprising the following steps:
selecting a typical test case from the test pool, and constructing a typical test case pool;
monitoring performance test points of an IP port and an IP internal sub-module;
simulating a bandwidth performance test environment, starting automatic cycle simulation on the test case corresponding to each performance test point until the limit value of the IP bandwidth performance under the performance test point is obtained, and recording the monitoring information of an IP port and an IP internal sub-module during cycle simulation;
and analyzing the monitoring information to obtain characteristic information limiting the extreme value of the IP bandwidth performance.
2. The method of claim 1, wherein: the step of selecting a typical test case from the test pool is,
collecting test case information for testing IP performance in a test pool;
each test case is simulated, during simulation, the test cases are monitored through an external monitoring device based on preset bandwidth performance indexes, and numerical value information of each bandwidth performance index is recorded;
according to the recorded numerical information, obtaining a limit test case corresponding to each bandwidth performance index after comparative analysis;
and storing the limit test cases corresponding to all the bandwidth performance indexes as typical test cases.
3. The method according to claim 1 or 2, characterized in that: and simulating each test case through EDA simulation, and starting a plurality of threads to monitor each test case during simulation.
4. The method of claim 1, wherein: setting an excitation environment through an excitation device to simulate a bandwidth performance test environment;
the excitation device can simulate the simulation pressure test of the extreme scene on the IP according to the preset bandwidth performance verification requirement.
5. The method of claim 4, wherein: when automatic cycle simulation is carried out, setting the performance test step length of each performance test simulation through the excitation device;
performing simulation based on the current performance test step length, and judging whether the performance requirement is met or not when the single simulation is finished; when the performance requirement is met, increasing a preset performance test step length on the basis of the current performance test step length, and starting the next simulation; and when the performance requirements are not met, ending the circular simulation to obtain the limit value of the IP bandwidth performance under the corresponding performance test point.
6. The method of claim 1, wherein: the IP internal sub-module comprises a data read-in module, a data superposition module, a data zooming module and/or a data writing-out module.
7. The method of claim 1, wherein: and the monitoring device is arranged to monitor the IP port signal and the performance test point signal of the IP internal sub-module and transmit the monitored signal information to the information processing module for analysis and processing.
8. An apparatus for verifying multimedia IP bandwidth performance, comprising the following structure:
the simulation control module is used for selecting a typical test case from the test pool to construct a typical test case pool, carrying out simulation verification on the test case in the typical test case pool according to the performance test item during performance pressure test, and carrying out cyclic pressure test;
the excitation module is used for sending out test excitation according to the performance test requirement and controlling the performance test step length;
the port monitoring module is used for monitoring an IP port signal and transmitting the port signal information to the information processing module;
the internal monitoring module is used for monitoring the performance test point signals of the IP internal sub-module and transmitting the signal information to the information processing module;
and the information processing module is used for analyzing and processing all the monitoring data to obtain the limit value of the IP bandwidth performance under each performance test point and obtain the characteristic information for limiting the extreme value of the IP bandwidth performance.
9. The apparatus of claim 8, wherein: the simulation control module comprises a first control submodule and a second control submodule;
the first control submodule is used for carrying out multi-thread parallel simulation on all test cases in the test pool according to the performance verification requirement, and selecting typical test cases which meet performance test items from the test pool;
and the second control submodule is used for performing multi-thread parallel simulation on the test cases of the typical test case pool according to the performance test items and performing cyclic pressure test on each thread during the performance pressure test.
10. The apparatus of claim 8, wherein: the stimulus module, in controlling the performance test step size, is configured to,
judging whether the simulation carried out by the current performance test step size meets the performance requirement; when the performance requirement is met, increasing a preset performance test step length on the basis of the current performance test step length, and starting the next simulation; and when the performance requirements are not met, ending the simulation, and obtaining the limit value of the IP bandwidth performance under the corresponding performance test point.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910551838.2A CN110704998B (en) | 2019-06-25 | 2019-06-25 | Multimedia IP bandwidth performance verification method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910551838.2A CN110704998B (en) | 2019-06-25 | 2019-06-25 | Multimedia IP bandwidth performance verification method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110704998A true CN110704998A (en) | 2020-01-17 |
| CN110704998B CN110704998B (en) | 2023-04-18 |
Family
ID=69193159
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910551838.2A Active CN110704998B (en) | 2019-06-25 | 2019-06-25 | Multimedia IP bandwidth performance verification method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110704998B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116167309A (en) * | 2022-12-28 | 2023-05-26 | 芯动微电子科技(武汉)有限公司 | Chip performance verification method and system |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104579839A (en) * | 2015-01-05 | 2015-04-29 | 广州至德电力科技有限公司 | Transformer substation communication network state online monitoring system and method |
| US20160125105A1 (en) * | 2014-10-30 | 2016-05-05 | Synopsys, Inc. | Automatic Generation of Properties to Assist Hardware Emulation |
| AU2016100686A4 (en) * | 2016-05-20 | 2016-06-16 | Macau University Of Science And Technology | Method for optimizing throughput of a network |
| CN106612199A (en) * | 2015-10-26 | 2017-05-03 | 华耀(中国)科技有限公司 | Network monitoring data collection and analysis system and method |
| CN107645398A (en) * | 2016-07-22 | 2018-01-30 | 北京金山云网络技术有限公司 | A kind of method and apparatus of diagnostic network performance and failure |
| CN108683560A (en) * | 2018-05-15 | 2018-10-19 | 中国科学院软件研究所 | A kind of performance benchmark test system and method for high amount of traffic processing frame |
| CN109117354A (en) * | 2018-08-29 | 2019-01-01 | 郑州云海信息技术有限公司 | A kind of host side influence storage performance because of vegetarian refreshments automatic analysis method and device |
-
2019
- 2019-06-25 CN CN201910551838.2A patent/CN110704998B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20160125105A1 (en) * | 2014-10-30 | 2016-05-05 | Synopsys, Inc. | Automatic Generation of Properties to Assist Hardware Emulation |
| CN104579839A (en) * | 2015-01-05 | 2015-04-29 | 广州至德电力科技有限公司 | Transformer substation communication network state online monitoring system and method |
| CN106612199A (en) * | 2015-10-26 | 2017-05-03 | 华耀(中国)科技有限公司 | Network monitoring data collection and analysis system and method |
| AU2016100686A4 (en) * | 2016-05-20 | 2016-06-16 | Macau University Of Science And Technology | Method for optimizing throughput of a network |
| CN107645398A (en) * | 2016-07-22 | 2018-01-30 | 北京金山云网络技术有限公司 | A kind of method and apparatus of diagnostic network performance and failure |
| CN108683560A (en) * | 2018-05-15 | 2018-10-19 | 中国科学院软件研究所 | A kind of performance benchmark test system and method for high amount of traffic processing frame |
| CN109117354A (en) * | 2018-08-29 | 2019-01-01 | 郑州云海信息技术有限公司 | A kind of host side influence storage performance because of vegetarian refreshments automatic analysis method and device |
Non-Patent Citations (2)
| Title |
|---|
| 岳妍妍等: "DDOS防火墙性能测试的研究", 《微计算机信息》 * |
| 李大伟: "大规模IP网络仿真试验环境构建方法", 《指挥信息系统与技术》 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116167309A (en) * | 2022-12-28 | 2023-05-26 | 芯动微电子科技(武汉)有限公司 | Chip performance verification method and system |
| CN116167309B (en) * | 2022-12-28 | 2023-10-31 | 芯动微电子科技(武汉)有限公司 | Chip performance verification method and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110704998B (en) | 2023-04-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10210119B2 (en) | Arbiter verification | |
| US9600398B2 (en) | Method and apparatus for debugging HDL design code and test program code | |
| US8036874B2 (en) | Software executing device and co-operation method | |
| CN110704998B (en) | Multimedia IP bandwidth performance verification method and device | |
| US9513984B2 (en) | Hardware signal logging in embedded block random access memory | |
| US5960188A (en) | Method for modeling electrical interconnections in a cycle based simulator | |
| CN110569162B (en) | Automatic testing method and device for FPGA in communication field | |
| US6505149B1 (en) | Method and system for verifying a source-synchronous communication interface of a device | |
| CN114328062B (en) | Method, device and storage medium for checking cache consistency | |
| US11386251B2 (en) | Logic simulation verification system, logic simulation verification method, and program | |
| CN112612608B (en) | Memory training method and system | |
| US8667233B2 (en) | Competition testing device | |
| CN110750956B (en) | Logic gate level verification method and verification system | |
| JP4493937B2 (en) | Semiconductor integrated circuit and function verification method of semiconductor integrated circuit | |
| US20050120318A1 (en) | Apparatus and method for designing semiconductor integrated circuit | |
| JP2012113502A (en) | Verification device for semiconductor integrated circuit | |
| CN118426703B (en) | Configuration method and system for memory data reading and writing, electronic equipment and storage medium | |
| CN117725866B (en) | Verification method, verification device, electronic equipment and readable storage medium | |
| CN117574817B (en) | Design automatic verification method, system and verification platform for self-adaptive time sequence change | |
| JP2005165825A (en) | Trace information recorder | |
| JP5907558B2 (en) | MULTI-INTERVAL TIMER AND ITS CONTROL DEVICE, CONTROL METHOD, AND CONTROL PROGRAM | |
| CN115510782B (en) | Method for locating verification errors, electronic device and storage medium | |
| JPH10221410A (en) | Automatic logic verification system for lsi | |
| US20210173989A1 (en) | Simulation signal viewing method and system for digital product | |
| US20240241809A1 (en) | Methods, electronic devices and storage media for executing assertions |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 201210 floor 8, building 1, No. 298, Xiangke Road, Pudong New Area, Shanghai Applicant after: MOUXIN TECHNOLOGY (SHANGHAI) Co.,Ltd. Address before: 201210 room 507, building 1, No. 800, Naxian Road, pilot Free Trade Zone, Pudong New Area, Shanghai Applicant before: MOUXIN TECHNOLOGY (SHANGHAI) Co.,Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |