CN110634920A - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN110634920A CN110634920A CN201910800266.7A CN201910800266A CN110634920A CN 110634920 A CN110634920 A CN 110634920A CN 201910800266 A CN201910800266 A CN 201910800266A CN 110634920 A CN110634920 A CN 110634920A
- Authority
- CN
- China
- Prior art keywords
- routing
- display area
- signal
- display panel
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000010408 film Substances 0.000 description 22
- 238000010586 diagram Methods 0.000 description 16
- 230000001360 synchronised effect Effects 0.000 description 9
- 239000010409 thin film Substances 0.000 description 9
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000004804 winding Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
- H01L27/1244—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Geometry (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The embodiment of the invention relates to the technical field of display, and discloses a display panel, which comprises: the driving backboard is arranged on the light-emitting pixel layer; the driving back plate includes: a display area covered by the light emitting pixel layer and a non-display area surrounding the display area; the display area of the driving back plate is provided with at least one signal wire in a first direction and a hollow part for cutting off the at least one signal wire, and the signal wire is cut off into a first wire routing part and a second wire routing part by the hollow part; the driving back plate is also internally provided with a connecting wire far away from the hollow part, and the connecting wire is electrically connected with the first routing part and the second routing part. The embodiment of the invention provides a display panel and a display device, which can reduce the frame of a hollow part of a display area and improve the screen occupation ratio.
Description
Technical Field
The embodiment of the invention relates to the technical field of display, in particular to a display panel and a display device.
Background
With the improvement of the functionality of the smart phone, the large-screen mobile phone wins the favor of numerous consumers with the ultra-strong visual experience, but the volume of the mobile phone cannot be infinitely enlarged due to the limitation of the operation range of hands, and the appearance of a comprehensive screen perfectly solves the contradiction that the large screen and the mobile phone are easy to hold and are difficult to obtain. In order to seize the market, many smart phone manufacturers have proposed full-screen phones, and the existing full-screen phones are usually provided with a hollow portion in a display area to install a camera, a speaker and other components.
However, the inventors found that at least the following problems exist in the prior art: after the hollow-out part is arranged in the display area, the signal of the display area is routed around the hollow-out part, so that the problem that the frame of the hollow-out part of the display area is too large and the screen occupation ratio is not high is caused.
Disclosure of Invention
An object of the embodiments of the present invention is to provide a display panel and a display device, which can reduce a frame of a hollow portion of a display area and improve a screen occupation ratio.
To solve the above technical problem, an embodiment of the present invention provides a display panel including: the driving backboard is arranged on the light-emitting pixel layer; the driving back plate includes: a display area covered by the light emitting pixel layer and a non-display area surrounding the display area; the display area of the driving back plate is provided with at least one signal wire in a first direction and a hollow part for cutting off the at least one signal wire, and the signal wire is cut off into a first wire routing part and a second wire routing part by the hollow part; the driving back plate is also internally provided with a connecting wire far away from the hollow part, and the connecting wire is electrically connected with the first routing part and the second routing part.
An embodiment of the present invention also provides a display device including: such as the display panel described above.
Compared with the prior art, the embodiment of the invention provides a display panel, which comprises: the driving backboard is arranged on the light-emitting pixel layer; the driving back plate includes: a display area covered by the light emitting pixel layer and a non-display area surrounding the display area; the display area of the driving back plate is provided with at least one signal wire in the first direction and a hollow part for cutting off the at least one signal wire, the signal wire is cut off into a first wire routing part and a second wire routing part by the hollow part in the embodiment, and a connecting wire for connecting the first wire routing part and the second wire routing part is arranged far away from the hollow part, so that a wire winding area cannot be formed around the hollow part, the display area of the display panel is increased, and the screen occupation ratio of the display panel is improved; and the signal in the first routing part is transmitted to the second routing part through the connecting wire, so that the signal is provided for the thin film transistor connected with the second routing part, and the normal use of the thin film transistor connected with the second routing part is ensured.
In addition, the connecting line is arranged in the display area of the driving back plate. In the scheme, the connecting line is arranged in the display area of the driving backboard, so that the area of the non-display area of the driving backboard is prevented from being increased, and the design of a narrow frame is facilitated.
In addition, the connecting line is arranged in the non-display area of the driving back plate. In the scheme, the connecting line is arranged in the non-display area of the driving back plate, and devices and wiring in the non-display area of the driving back plate are fewer, so that the connecting line is convenient to manufacture, and the influence of signals in the connecting line on the wiring or the devices in the display area is avoided.
In addition, the connection line includes: the first connecting part, the second connecting part connected with one end of the first connecting part and the third connecting part connected with the other end of the first connecting part; the first connecting portion is electrically connected with the first wire routing portion through the second connecting portion, and is electrically connected with the second wire routing portion through the third connecting portion.
In addition, the first connecting part is arranged in the display area, and the second connecting part and the third connecting part are arranged in the non-display area.
In addition, the second connecting part and the third connecting part are arranged in the display area, and the first connecting part is arranged in the non-display area.
In addition, the signal wires and the connecting wires are arranged on different film layers, and an insulating layer is arranged between the film layer where the signal wires are arranged and the film layer where the connecting wires are arranged; the insulating layer is provided with a through hole, and the connecting wire is electrically connected with the first routing part and the second routing part through the through hole; preferably, the film layer where the connecting line is located above the film layer where the signal trace is located. In the scheme, except the connecting part for connecting the connecting line with the first routing part and the second routing part, the connecting line and the signal routing are separated by the insulating layer, so that interference on other signal routing lines or thin film transistors in the driving back plate is avoided.
In addition, the signal trace includes: and one connecting line is correspondingly connected with the first routing part and the second routing part of one data line or one scanning line. In the scheme, because signals between the data lines and between the scanning lines are not synchronous, one connecting line is correspondingly connected with the first routing part and the second routing part of one data line or one scanning line, and therefore signal interference between the data lines or between the scanning lines is avoided.
In addition, the signal trace includes: initializing a signal wire and/or a power line; a connecting line connects the first and second routing portions of at least one initialization signal routing or power line.
Drawings
One or more embodiments are illustrated by way of example in the accompanying drawings, which correspond to the figures in which like reference numerals refer to similar elements and which are not to scale unless otherwise specified.
Fig. 1 is a schematic structural diagram of a display panel with signal traces as data lines according to a first embodiment of the invention;
FIG. 2 is a schematic structural diagram of a display panel with signal traces as scan lines according to a first embodiment of the present invention;
FIG. 3 is a schematic structural diagram of a display panel with signal traces as data lines according to a second embodiment of the present invention;
FIG. 4 is a schematic structural diagram of a display panel with signal traces as scan lines according to a second embodiment of the present invention;
FIG. 5 is a schematic structural diagram of a display panel with signal traces as data lines according to a third embodiment of the present invention;
FIG. 6 is a schematic structural diagram of a display panel with signal traces as scan lines according to a third embodiment of the present invention;
FIG. 7 is a schematic structural diagram of a display panel with signal traces as data lines according to a fourth embodiment of the present invention;
fig. 8 is a schematic structural diagram of a display panel with signal traces as scan lines according to a fourth embodiment of the invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention more apparent, embodiments of the present invention will be described in detail below with reference to the accompanying drawings. However, it will be appreciated by those of ordinary skill in the art that numerous technical details are set forth in order to provide a better understanding of the present application in various embodiments of the present invention. However, the technical solution claimed in the present application can be implemented without these technical details and various changes and modifications based on the following embodiments.
A first embodiment of the present invention relates to a display panel, and as shown in fig. 1 and 2, the core of the present embodiment is to provide a display panel including: a driving back plate 11, a light emitting pixel layer 12 arranged on the driving back plate 11; the driving back plate 11 includes: a display area 01 covered with the light-emitting pixel layer 12, and a non-display area 02 surrounding the display area 01; the display area 01 of the driving back plate 11 is provided with at least one signal trace 121 along the first direction and a hollow portion 122 for separating the at least one signal trace 121, and the signal trace 121 is separated by the hollow portion 122 into a first trace portion 1211 and a second trace portion 1212; the driving back plate 1 is further provided with a connecting line 2, and the connecting line 2 is electrically connected to the first routing portion 1211 and the second routing portion 1212. In this embodiment, the signal trace 121 is partitioned by the hollow portion 122 into the first trace portion 1211 and the second trace portion 1212, and the connection line 2 connecting the first trace portion 1211 and the second trace portion 1212 is disposed away from the hollow portion 122, so that a wire winding area is not formed around the hollow portion 122, the display area of the display panel is increased, and the screen area ratio of the display panel is improved; and the signal in the first wire portion 1211 is transmitted to the second wire portion 1212 through the connection line 2 to provide a signal for the tft connected to the second wire portion 1212, so as to ensure the normal use of the tft connected to the second wire portion 1212.
The following description specifically describes implementation details of the display panel of the present embodiment, and the following description is provided only for the sake of understanding and is not necessary for implementing the present embodiment.
In the present embodiment, the connecting lines 2 are disposed in the display region 01 of the driving backplane 1. The driving back plate 11 in the present embodiment includes: the display area 01 covered by the light-emitting pixel layer 12 and the non-display area 02 surrounding the display area 01 are provided with the connecting line 2 in the display area 01 of the driving backboard 1, and the connecting point of the connecting line 2 and the signal wiring 121 is shown by a black solid point in the figure, so that the area of the non-display area 02 of the driving backboard 1 is not increased, and the design of a narrow frame is facilitated.
Specifically, the connection line 2 includes: a first connection portion 21, a second connection portion 22 connected to one end of the first connection portion 21, and a third connection portion 23 connected to the other end of the first connection portion 21; the first connection portion 21 is electrically connected to the first trace portion 1211 through the second connection portion 22, and is electrically connected to the second trace portion 1212 through the third connection portion 23. And the first connecting portion 21, the second connecting portion 22 and the third connecting portion 23 are disposed away from the hollow portion 122, so as to prevent the first connecting portion 21 from being blocked by the hollow portion 122 or from being too close to the hollow portion 122 to increase the size of the frame of the hollow portion 122.
Further, the signal traces 121 and the connecting wires 2 are disposed on different films, and an insulating layer is disposed between the film on which the signal traces 121 are disposed and the film on which the connecting wires 2 are disposed; the insulating layer is formed with a through hole 3, and the connecting wire 2 is electrically connected to the first trace 1211 and the second trace 1212 through the through hole 3.
Specifically, in the scheme, except for the connection portion where the connection line 2 connects the first trace 1211 and the second trace 1212 through the through hole 3 on the insulating layer, the connection line 2 is separated from the signal trace 121 by the insulating layer, and because other signal traces 121 and the thin film transistor connected to the signal trace 121 are also disposed in the film layer where the signal trace 121 is located in the display area 01 of the driving back plate 11, if the connection line 2 is disposed in the film layer where the signal trace 121 is located in the display area 01, the signal in the connection line 2 may interfere with other signal traces 121 or the thin film transistor around the connection line 2, thereby affecting the normal display of the display panel; the insulating layer provided in this embodiment isolates the signal of the connecting line 2 from the film layer where the signal trace 121 is located, thereby avoiding interference with other signal traces 121 or thin film transistors in the display area 01 of the driving backplane 11.
Preferably, the film layer where the connecting wire 2 is located above the film layer where the signal trace 121 is located in this embodiment, so that when the insulating layer is prepared, the connecting portion can be directly determined according to the position where the signal trace 121 is located, and the insulating layer with a through hole reserved in the connecting portion can be directly prepared by using a mask, which is convenient to prepare.
It should be noted that the signal trace 121 in this embodiment includes: one connecting wire 2 is correspondingly connected with the first routing portion 1211 and the second routing portion 1212 of one data line or one scanning line. In this scheme, since signals between the data lines and between the scan lines are not synchronized, one connection line 2 is correspondingly connected to the first routing portion 1211 and the second routing portion 1212 of one data line or one scan line, thereby avoiding signal interference between the data lines or between the scan lines. In this embodiment, fig. 1 is a schematic structural diagram of a display panel when signal traces are data lines; fig. 2 is a schematic structural diagram of the display panel when the signal traces are the scan lines, and in practical applications, the data lines and the scan lines separated by the hollow portion 122 in the display area 01 of the driving backplane 11 can be electrically connected by the connection lines 2 in this embodiment, so that the frame of the hollow portion 122 can be reduced to the greatest extent, and the screen occupation ratio of the display panel can be improved.
Further, the signal trace 121 includes: initializing a signal wire and/or a power line; one connecting line 2 connects the first routing portion 1211 and the second routing portion 1212 of at least one initialization signal routing or power line. Since signals between the initialization signal traces and between the power lines are synchronized, one connection line 2 can be connected to the first trace portion 1211 and the second trace portion 1212 of one or more initialization signal traces or power lines, respectively. If the initialization signal routing and/or the power line separated by the hollow portion 122 in the display area 01 of the driving back plate 11 are all electrically connected by the connection line 2 in the embodiment, the frame of the hollow portion 122 can be reduced to the greatest extent, and the screen occupation ratio of the display panel is improved.
Compared with the prior art, the embodiment of the invention provides a display panel, the signal routing 121 is partitioned into the first routing portion 1211 and the second routing portion 1212 by the hollow portion 122, and the connecting line 2 connecting the first routing portion 1211 and the second routing portion 1212 is arranged far away from the hollow portion 122, so that a winding area is not formed around the hollow portion 122, the display area of the display panel is increased, and the screen occupation ratio of the display panel is improved; and the signal in the first wire portion 1211 is transmitted to the second wire portion 1212 through the connection line 2 to provide a signal for the tft connected to the second wire portion 1212, so as to ensure the normal use of the tft connected to the second wire portion 1212.
A second embodiment of the present invention relates to a display panel. As shown in fig. 3 and fig. 4, the second embodiment is substantially the same as the first embodiment, except that the connecting lines 2 in the present embodiment are disposed in the non-display area 02 of the driving back plate 11, and since there are fewer devices and traces in the non-display area 02 of the driving back plate 11, the manufacturing of the connecting lines 2 is facilitated, and the signals in the connecting lines 2 are prevented from affecting the traces or devices in the display area 01.
In this embodiment, the connecting wires 2 are disposed in the non-display region 02 of the driving back plate 11. The driving back plate 11 in the present embodiment includes: the display area 01 covered by the light-emitting pixel layer 12 and the non-display area 02 surrounding the display area 01, and the connecting line 2 is arranged in the non-display area 02 of the driving backboard 11, and the non-display area 02 of the driving backboard 11 is convenient to manufacture due to less wiring and devices; and because the connecting wire 2 is far away from the display area 01 of the driving back plate 11, the signal in the connecting wire 2 does not affect the wiring or devices of the display area 01.
Specifically, the connection line 2 includes: a first connection portion 21, a second connection portion 22 connected to one end of the first connection portion 21, and a third connection portion 23 connected to the other end of the first connection portion 21; the first connection portion 21 is electrically connected to the first trace portion 1211 through the second connection portion 22, and is electrically connected to the second trace portion 1212 through the third connection portion 23. And the first connecting portion 21, the second connecting portion 22 and the third connecting portion 23 are disposed away from the hollow portion 122, so as to prevent the first connecting portion 21 from being blocked by the hollow portion 122 or from being too close to the hollow portion 122 to increase the size of the frame of the hollow portion 122.
It should be noted that, in the scheme, except for the connection portion where the connection line 2 connects the first routing portion 1211 and the second routing portion 1212 through the through hole 3 on the insulating layer, the connection line 2 is separated from the signal routing 121 by the insulating layer, and since other signal routing for connecting the signal processing chip are also provided in the film layer where the signal routing 121 is located in the non-display region 01 of the driving back plate 11, if the connection line 2 is provided in the film layer where the signal routing 121 is located in the non-display region 01, interference may be generated on other signal routing, and the width of the non-display region 02 is increased; the insulating layer provided in this embodiment isolates the signal of the connecting line 2 from the film layer where the signal trace 121 is located, thereby avoiding interference with other signal traces in the non-display area 01 of the driving backplane 11, further reducing the width of the non-display area 02, and facilitating the design of a narrow frame.
It should be noted that the signal trace 121 in this embodiment includes: one connecting wire 2 is correspondingly connected with the first routing portion 1211 and the second routing portion 1212 of one data line or one scanning line. In this scheme, since signals between the data lines and between the scan lines are not synchronized, one connection line 2 is correspondingly connected to the first routing portion 1211 and the second routing portion 1212 of one data line or one scan line, thereby avoiding signal interference between the data lines or between the scan lines. In this embodiment, fig. 3 is a schematic structural diagram of a display panel when signal traces are data lines, and fig. 4 is a schematic structural diagram of a display panel when signal traces are scan lines, and in practical applications, if both the data lines and the scan lines separated by the hollow portion 122 in the display area 01 of the driving backplane 11 are electrically connected by the connection lines 2 in this embodiment, the frame of the hollow portion 122 can be reduced to the greatest extent, and the screen area ratio of the display panel is improved.
Further, the signal trace 121 includes: initializing a signal wire and/or a power line; one connecting line 2 connects the first routing portion 1211 and the second routing portion 1212 of at least one initialization signal routing or power line. Since signals between the initialization signal traces and between the power lines are synchronized, one connection line 2 can be connected to the first trace portion 1211 and the second trace portion 1212 of one or more initialization signal traces or power lines, respectively. If the initialization signal routing and/or the power line separated by the hollow portion 122 in the display area 01 of the driving back plate 11 are all electrically connected by the connection line 2 in the embodiment, the frame of the hollow portion 122 can be reduced to the greatest extent, and the screen occupation ratio of the display panel is improved.
Compared with the prior art, the embodiment of the invention provides a display panel, which comprises: the connecting line 2 is arranged in the non-display area 02 of the driving backboard 11, and devices and wires in the non-display area 02 of the driving backboard 11 are fewer, so that the connecting line 2 is convenient to manufacture, and the influence of signals in the connecting line 2 on the wires or the devices in the display area 01 is avoided.
A third embodiment of the present invention relates to a display panel. As shown in fig. 5 and 6, the second embodiment is substantially the same as the first embodiment except that the first connection portion 21 is disposed in the display area 01 of the driving backplate 1, and the second connection portion 22 and the third connection portion 23 are disposed in the non-display area 02 of the driving backplate 11. In the present embodiment, another wiring method of the connection line 2 is given.
The driving back plate 11 includes: the display area 01 covered by the light emitting pixel layer 12 and the non-display area 02 surrounding the display area 01 are disposed at a position where the display area 01 of the driving backplane 1 is far away from the hollow portion 122, so as to prevent the first connection portion 21 from being blocked by the hollow portion 122 or being too close to the hollow portion 122 to increase the frame size of the hollow portion 122.
Further, in this solution, the connecting line 2 is separated from the signal trace 121 by the insulating layer except for the connecting portion where the connecting line 2 connects the first trace 1211 and the second trace 1212 through the through hole 3 on the insulating layer. Because the other signal traces 121 and the thin film transistors connected to the signal traces 121 are also disposed in the film layer where the signal traces 121 of the driving back plate 11 are located, if the connecting lines 2 are disposed in the film layer where the signal traces 121 are located, signals in the connecting lines 2 may interfere with the other signal traces 121 or the thin film transistors around the connecting lines, so that normal display of the display panel is affected; the insulating layer in this embodiment isolates the signal of the connecting line 2 from the film layer where the signal trace 121 is located, thereby avoiding interference to other signal traces 121 or thin film transistors in the driving backplane 11.
It should be noted that the signal trace 121 in this embodiment includes: one connecting wire 2 is correspondingly connected with the first routing portion 1211 and the second routing portion 1212 of one data line or one scanning line. In this scheme, since signals between the data lines and between the scan lines are not synchronized, one connection line 2 is correspondingly connected to the first routing portion 1211 and the second routing portion 1212 of one data line or one scan line, thereby avoiding signal interference between the data lines or between the scan lines. In this embodiment, fig. 5 is a schematic structural diagram of a display panel when signal traces are data lines; fig. 6 is a schematic structural diagram of the display panel when the signal traces are the scan lines, and in practical applications, if the data lines and the scan lines separated by the hollow portions 122 in the display area 01 of the driving backplane 11 are all electrically connected by the connection lines 2 in this embodiment, the frames of the hollow portions 122 can be reduced to the greatest extent, and the screen occupation ratio of the display panel is improved.
Further, the signal trace 121 includes: initializing a signal wire and/or a power line; one connecting line 2 connects the first routing portion 1211 and the second routing portion 1212 of at least one initialization signal routing or power line. Since signals between the initialization signal traces and between the power lines are synchronized, one connection line 2 can be connected to the first trace portion 1211 and the second trace portion 1212 of one or more initialization signal traces or power lines, respectively. If the initialization signal routing and/or the power line separated by the hollow portion 122 in the display area 01 of the driving back plate 11 are all electrically connected by the connection line 2 in the embodiment, the frame of the hollow portion 122 can be reduced to the greatest extent, and the screen occupation ratio of the display panel is improved.
Compared with the prior art, the embodiment of the present invention provides a display panel, and the driving back plate 11 includes: a display area 01 covered with the light-emitting pixel layer 12, and a non-display area 02 surrounding the display area 01; the first connecting portion 21 is disposed in the display area 01 of the driving backplate 1, and the second connecting portion 22 and the third connecting portion 23 are disposed in the non-display area 02 of the driving backplate 11, providing another wiring method for the connecting wires 2.
A fourth embodiment of the present invention relates to a display panel, and, as shown in fig. 7 and 8, is substantially the same as the third embodiment except that: in this embodiment, the second connecting portion 22 and the third connecting portion 23 are disposed in the display area 01 of the driving backplate 1, and the first connecting portion 21 is disposed in the non-display area 02 of the driving backplate 11.
The driving back plate 11 in the present embodiment includes: the display panel comprises a display area 01 covered by the light-emitting pixel layer 12 and a non-display area 02 surrounding the display area 01, wherein the second connecting part 22 and the third connecting part 23 are arranged in the display area 01 of the driving backboard 1, and the first connecting part 21 is arranged in the non-display area 02 of the driving backboard 11. The second connection portion 22 and the third connection portion 23 of the connection line 2 are disposed at a position of the display area 01 of the driving backplate 1 away from the hollow portion 122, so as to prevent the frame size of the hollow portion 122 from being increased due to the second connection portion 22 or the third connection portion 23 being separated by the hollow portion 122 or being too close to the hollow portion 122.
Further, in the scheme, except for the connection portion where the connection line 2 connects the first wire portion 1211 and the second wire portion 1212 through the through hole 3 on the insulating layer, the connection line 2 is separated from the signal wire 121 by the insulating layer, and since other signal wires for connecting a signal processing chip are further provided in the film layer where the signal wire 121 is located in the non-display region 01 of the driving back plate 11, if the connection line 2 is provided in the film layer where the signal wire 121 is located, interference may be generated on other signal wires and the width of the non-display region 02 is increased; the insulating layer provided in this embodiment isolates the signal of the connecting line 2 from the film layer where the signal trace 121 is located, thereby avoiding interference with other signal traces in the non-display area 01 of the driving backplane 11, further reducing the width of the non-display area 02, and facilitating the design of a narrow frame.
It should be noted that the signal trace 121 in this embodiment includes: one connecting wire 2 is correspondingly connected with the first routing portion 1211 and the second routing portion 1212 of one data line or one scanning line. In this scheme, since signals between the data lines and between the scan lines are not synchronized, one connection line 2 is correspondingly connected to the first routing portion 1211 and the second routing portion 1212 of one data line or one scan line, thereby avoiding signal interference between the data lines or between the scan lines. In this embodiment, fig. 7 is a schematic structural diagram of a display panel when signal traces are data lines, and fig. 8 is a schematic structural diagram of a display panel when signal traces are scan lines, and in practical applications, if both the data lines and the scan lines separated by the hollow portion 122 in the display area 01 of the driving backplane 11 are electrically connected by the connection lines 2 in this embodiment, the frame of the hollow portion 122 can be reduced to the greatest extent, and the screen area ratio of the display panel is improved.
Further, the signal trace 121 includes: initializing a signal wire and/or a power line; one connecting line 2 connects the first routing portion 1211 and the second routing portion 1212 of at least one initialization signal routing or power line. Since signals between the initialization signal traces and between the power lines are synchronized, one connection line 2 can be connected to the first trace portion 1211 and the second trace portion 1212 of one or more initialization signal traces or power lines, respectively. If the initialization signal routing and/or the power line separated by the hollow portion 122 in the display area 01 of the driving back plate 11 are all electrically connected by the connection line 2 in the embodiment, the frame of the hollow portion 122 can be reduced to the greatest extent, and the screen occupation ratio of the display panel is improved.
Compared with the prior art, the embodiment of the present invention provides a display panel, and the driving back plate 11 includes: another practical embodiment is given, in which the display area 01 is covered by the light-emitting pixel layer 12, and the non-display area 02 surrounds the display area 01, the second connection portion 22 and the third connection portion 23 are disposed in the display area 01 of the driving backplane 1, and the first connection portion 21 is disposed in the non-display area 02 of the driving backplane 11.
A fifth embodiment of the present invention relates to a display device including: the display panel according to any one of the above embodiments. The display device of the present application includes, but is not limited to, a tablet computer, a notebook computer, an in-vehicle display, an AR display, a VR display, a foldable display.
It will be understood by those of ordinary skill in the art that the foregoing embodiments are specific examples for carrying out the invention, and that various changes in form and details may be made therein without departing from the spirit and scope of the invention in practice.
Claims (10)
1. A display panel, comprising: the driving backboard is arranged on the light-emitting pixel layer; the driving back plate includes: a display area covered by the light emitting pixel layer, and a non-display area surrounding the display area;
the display area of the driving back plate is provided with at least one signal wire in a first direction and a hollow part for separating at least one signal wire, and the signal wire is separated into a first wire walking part and a second wire walking part by the hollow part;
the driving back plate is further provided with a connecting line far away from the hollow portion, and the connecting line is electrically connected with the first routing portion and the second routing portion.
2. The display panel of claim 1, wherein the connecting wires are disposed in the display area of the driving backplane.
3. The display panel of claim 1, wherein the connecting lines are disposed in the non-display region of the driving backplane.
4. The display panel according to claim 1, wherein the connection line comprises: the connecting structure comprises a first connecting part, a second connecting part connected with one end of the first connecting part, and a third connecting part connected with the other end of the first connecting part;
the first connecting portion is electrically connected with the first routing portion through the second connecting portion, and is electrically connected with the second routing portion through the third connecting portion.
5. The display panel according to claim 4, wherein the first connecting portion is disposed in the display region, and the second connecting portion and the third connecting portion are disposed in the non-display region.
6. The display panel according to claim 4, wherein the second connecting portion and the third connecting portion are disposed in the display region, and the first connecting portion is disposed in the non-display region.
7. The display panel according to claim 1, wherein the signal traces and the connecting lines are disposed on different film layers, and an insulating layer is disposed between the film layer where the signal traces are disposed and the film layer where the connecting lines are disposed; the insulating layer is provided with a through hole, and the connecting wire is electrically connected with the first routing part and the second routing part through the through hole;
preferably, the film layer where the connecting line is located above the film layer where the signal trace is located.
8. The display panel of claim 1, wherein the signal traces comprise: and one connecting line is correspondingly connected with the first routing part and the second routing part of one data line or one scanning line.
9. The display panel of claim 1, wherein the signal traces comprise: initializing a signal wire and/or a power line; one of the connection lines connects the first routing portion and the second routing portion of at least one of the initialization signal routing lines or the power supply line.
10. A display device, comprising: the display panel according to any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910800266.7A CN110634920A (en) | 2019-08-28 | 2019-08-28 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910800266.7A CN110634920A (en) | 2019-08-28 | 2019-08-28 | Display panel and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110634920A true CN110634920A (en) | 2019-12-31 |
Family
ID=68969314
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910800266.7A Pending CN110634920A (en) | 2019-08-28 | 2019-08-28 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110634920A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111326563A (en) * | 2020-03-05 | 2020-06-23 | 武汉华星光电半导体显示技术有限公司 | Display panel |
| CN111653196A (en) * | 2020-06-12 | 2020-09-11 | 京东方科技集团股份有限公司 | Display substrate, manufacturing method thereof and display device |
| CN112542092A (en) * | 2020-12-08 | 2021-03-23 | 合肥维信诺科技有限公司 | Display panel and display device |
| CN113015321A (en) * | 2021-03-22 | 2021-06-22 | 合肥维信诺科技有限公司 | Display panel and display device |
| CN114200727A (en) * | 2021-12-20 | 2022-03-18 | 昆山龙腾光电股份有限公司 | Substrate convenient for hole opening design and display device |
| WO2023201816A1 (en) * | 2022-04-19 | 2023-10-26 | 武汉华星光电半导体显示技术有限公司 | Display panel and display apparatus |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108182886A (en) * | 2018-01-02 | 2018-06-19 | 上海天马微电子有限公司 | Array substrate, display panel and display device |
| CN108417605A (en) * | 2018-02-27 | 2018-08-17 | 上海天马微电子有限公司 | Display panel and display device |
| CN108717245A (en) * | 2018-05-07 | 2018-10-30 | 上海中航光电子有限公司 | Display panel and display device |
-
2019
- 2019-08-28 CN CN201910800266.7A patent/CN110634920A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108182886A (en) * | 2018-01-02 | 2018-06-19 | 上海天马微电子有限公司 | Array substrate, display panel and display device |
| CN108417605A (en) * | 2018-02-27 | 2018-08-17 | 上海天马微电子有限公司 | Display panel and display device |
| CN108717245A (en) * | 2018-05-07 | 2018-10-30 | 上海中航光电子有限公司 | Display panel and display device |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111326563A (en) * | 2020-03-05 | 2020-06-23 | 武汉华星光电半导体显示技术有限公司 | Display panel |
| CN111653196A (en) * | 2020-06-12 | 2020-09-11 | 京东方科技集团股份有限公司 | Display substrate, manufacturing method thereof and display device |
| CN112542092A (en) * | 2020-12-08 | 2021-03-23 | 合肥维信诺科技有限公司 | Display panel and display device |
| CN113015321A (en) * | 2021-03-22 | 2021-06-22 | 合肥维信诺科技有限公司 | Display panel and display device |
| CN114200727A (en) * | 2021-12-20 | 2022-03-18 | 昆山龙腾光电股份有限公司 | Substrate convenient for hole opening design and display device |
| WO2023201816A1 (en) * | 2022-04-19 | 2023-10-26 | 武汉华星光电半导体显示技术有限公司 | Display panel and display apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110634920A (en) | Display panel and display device | |
| US20210193951A1 (en) | Display panel, fabrication method, and electronic device | |
| US9811169B2 (en) | Flexible array substrate, display panel having the same, keyboard assembly, and electronic device thereof | |
| CN108831302B (en) | Display panel and display device | |
| CN108563286B (en) | Display device and manufacturing method thereof | |
| US20190181155A1 (en) | Display substrate and manufacturing method thereof, and display panel | |
| WO2021017931A1 (en) | Display panel and display device | |
| US20230096260A1 (en) | Display panel and electronic device | |
| US10585317B2 (en) | COA substrate and manufacturing method thereof as well as display device | |
| WO2019218587A1 (en) | Array substrate, display device, and manufacturing method of array substrate | |
| CN108986667B (en) | Display panel, driving method thereof and display device | |
| EP3816765A1 (en) | Display device | |
| CN107742477B (en) | Flexible display substrate, flexible display panel and flexible display device | |
| CN107731855B (en) | Array substrate, driving method and display device | |
| US20190164996A1 (en) | Display panel and manufacturing method thereof, display device | |
| CN102998865A (en) | Array substrate, as well as manufacture method and display device thereof | |
| US20230238392A1 (en) | Array substrate and display panel | |
| US11982911B2 (en) | Display panel and preparing method thereof | |
| CN111999949B (en) | Display panel, preparation method thereof and display device | |
| CN111508349B (en) | Display panel, manufacturing method of display panel and electronic equipment | |
| WO2020107654A1 (en) | Display screen and display apparatus | |
| KR20150041725A (en) | Display module and electronic device having the same | |
| CN109686259B (en) | Display panel and display device | |
| KR20210157907A (en) | Display substrate and method of manufacturing the same | |
| US11696403B2 (en) | Display device and electronic apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191231 |
|
| RJ01 | Rejection of invention patent application after publication |