CN110570813A - pixel circuit, driving method and display panel - Google Patents

pixel circuit, driving method and display panel Download PDF

Info

Publication number
CN110570813A
CN110570813A CN201910939334.8A CN201910939334A CN110570813A CN 110570813 A CN110570813 A CN 110570813A CN 201910939334 A CN201910939334 A CN 201910939334A CN 110570813 A CN110570813 A CN 110570813A
Authority
CN
China
Prior art keywords
circuit
reset
signal
control
reset circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910939334.8A
Other languages
Chinese (zh)
Inventor
赵国华
朱正勇
胡思明
韩珍珍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Govisionox Optoelectronics Co Ltd
Kunshan Guoxian Photoelectric Co Ltd
Original Assignee
Kunshan Guoxian Photoelectric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan Guoxian Photoelectric Co Ltd filed Critical Kunshan Guoxian Photoelectric Co Ltd
Priority to CN201910939334.8A priority Critical patent/CN110570813A/en
Publication of CN110570813A publication Critical patent/CN110570813A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0257—Reduction of after-image effects

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

the invention discloses a pixel circuit, a driving method and a display panel, wherein the pixel circuit comprises: the first data writing circuit is connected with the data signal, connected with the driving circuit, the first light-emitting control circuit and the third reset circuit and connected with the scanning signal; the first light-emitting control circuit is connected with the first power signal and the capacitor and is connected with the light-emitting control signal; the driving circuit is connected with the second data writing circuit, the second light-emitting control circuit and the fourth reset circuit and is connected with the capacitor; the second data writing circuit is connected with the first reset circuit and the capacitor and connected with the scanning signal; the first reset circuit is connected with a power supply input signal and a reset signal; the second light-emitting control circuit is connected with the second reset circuit and is connected with the light-emitting control signal; the second reset circuit is connected with the power supply input signal and the reset signal; the third reset circuit is connected with the second power supply signal and the fourth reset circuit; the fourth reset circuit is connected with the third power supply signal and the first reset circuit.

Description

Pixel circuit, driving method and display panel
Technical Field
the invention relates to the technical field of display, in particular to a pixel circuit, a driving method and a display panel.
background
related products (such as mobile phones and displays) of Organic Light-Emitting Diode (OLED) display devices display one picture for a long time and then switch to other pictures, and short-term afterimages are generated, which seriously affects the display effect of the picture, and thus the user experience is seriously affected, so that the development of pixel circuits for improving afterimages becomes a trend of the display panel industry.
Disclosure of Invention
In view of this, embodiments of the present invention provide a pixel circuit, a driving method and a display panel to solve the problem that an existing OLED display device is prone to image sticking.
According to a first aspect, an embodiment of the present invention provides a pixel circuit, including: the driving circuit, a first Data writing circuit, a second Data writing circuit, a first reset circuit, a first light-emitting control circuit, a second reset circuit, a third reset circuit, a fourth reset circuit and a capacitor, wherein a first end of the first Data writing circuit is connected with a Data signal Data, a second end of the first Data writing circuit is respectively connected with a first end of the driving circuit, a first end of the first light-emitting control circuit and a first end of the third reset circuit, and a control end of the first Data writing circuit is connected with a scanning signal SCAN; the second end of the first light-emitting control circuit is respectively connected with a first power supply signal VDD and the first end of the capacitor, and the control end of the first light-emitting control circuit is connected with a light-emitting control signal EM; the second end of the driving circuit is respectively connected with the first end of the second data writing circuit, the first end of the second light-emitting control circuit and the first end of the fourth reset circuit, and the control end of the driving circuit is connected with the second end of the capacitor; a second end of the second data writing circuit is respectively connected with a first end of the first reset circuit and a second end of the capacitor, and a control end of the second data writing circuit is connected with the SCAN signal SCAN; the second end of the first reset circuit is connected with a power supply input signal VINT, and the control end of the first reset circuit is connected with a reset signal RST; the second end of the second light-emitting control circuit is connected with the first end of the second reset circuit, and the control end of the second light-emitting control circuit is connected with the light-emitting control signal EM; the second end of the second reset circuit is connected with the power supply input signal VINT, and the control end of the second reset circuit is connected with the reset signal RST; the second end of the third reset circuit is connected with a second power supply signal VB, and the control end of the third reset circuit is connected with the control end of the fourth reset circuit; and the second end of the fourth reset circuit is connected with a third power supply signal VA, and the control end of the fourth reset circuit is connected with the control end of the first reset circuit.
In the pixel circuit of the embodiment of the invention, in the initialization stage, the reset signal RST is set to be at a low level, the third reset circuit and the fourth reset circuit are conducted, and the current passes through the third reset circuit, the driving circuit and the fourth reset circuit from the second power supply signal VB to form a passage, so that the influence of electrical stress (stress) on the driving circuit in the previous picture is recovered, the influence of hysteresis and defect states of the driving transistor is restrained, and the afterimage phenomenon is weakened.
According to a second aspect, an embodiment of the present invention provides a pixel circuit, including: the drive circuit, a first Data write circuit, a second Data write circuit, a first reset circuit, a first light-emitting control circuit, a second reset circuit, a third reset circuit, a fourth reset circuit and a capacitor, wherein a first end of the first Data write circuit is connected with a Data signal (Data), a second end of the first Data write circuit is respectively connected with a first end of the drive circuit, a first end of the second light-emitting control circuit and a first end of the fourth reset circuit, and a control end of the first Data write circuit is connected with a SCAN Signal (SCAN); the second end of the driving circuit is respectively connected with the first end of the second data writing circuit, the first end of the first light-emitting control circuit and the first end of the third reset circuit, and the control end of the driving circuit is connected with the second end of the capacitor; the second end of the first light-emitting control circuit is respectively connected with a first power supply signal (VDD) and the first end of the capacitor, and the control end of the first light-emitting control circuit is connected with a light-emitting control signal (EM); a second end of the second data writing circuit is respectively connected with a first end of the first reset circuit and a second end of the capacitor, and a control end of the second data writing circuit is connected with the SCAN Signal (SCAN); the second end of the first reset circuit is connected with a power supply input signal (VINT), and the control end of the first reset circuit is connected with a Reset Signal (RST); a second end of the second light-emitting control circuit is connected with a first end of the second reset circuit, and a control end is connected with the light-emitting control signal (EM); the second end of the second reset circuit is connected with the power supply input signal (VINT), and the control end of the second reset circuit is connected with the Reset Signal (RST); the second end of the third reset circuit is connected with a second power supply signal (VB), and the control end of the third reset circuit is connected with the control end of the fourth reset circuit; and the second end of the fourth reset circuit is connected with a third power supply signal (VA), and the control end of the fourth reset circuit is connected with the control end of the first reset circuit.
in the pixel circuit of the embodiment of the invention, in the initialization stage, the reset signal RST is set to be at a low level, the third reset circuit and the fourth reset circuit are conducted, and the current passes through the third reset circuit, the driving circuit and the fourth reset circuit from the second power supply signal VB to form a passage, so that the influence of electrical stress (stress) on the driving circuit in the previous picture is recovered, the influence of hysteresis and defect states of the driving transistor is restrained, and the afterimage phenomenon is weakened.
With reference to the first aspect or the second aspect, in a first implementation manner of the first aspect or the second aspect, the driving circuit, the first data writing circuit, the second data writing circuit, the first reset circuit, the first light emission control circuit, the second reset circuit, the third reset circuit, and the fourth reset circuit respectively include: a switching device; the grid electrode of the switch tube device is used as the control end of the corresponding circuit, the first pole of the switch tube device is used as the first end of the corresponding circuit, and the second pole of the switch tube device is used as the second end of the corresponding circuit.
with reference to the first aspect or the second aspect, in a second implementation manner of the first aspect or the second aspect, the pixel circuit further includes: and one end of the light-emitting element is connected with the second end of the second light-emitting control circuit and the second end of the second reset circuit, and the other end of the light-emitting element is connected with a fourth power supply signal (VSS).
With reference to the first aspect or the second aspect of the second embodiment, in a third embodiment of the first aspect or the second aspect, the light emitting element is an OLED.
with reference to the first aspect or the second aspect, in a fourth implementation manner of the first aspect or the second aspect, the driving circuit, the first data writing circuit, the second data writing circuit, the first reset circuit, the first light emission control circuit, the second reset circuit, the third reset circuit, and the fourth reset circuit are all P-type thin film transistors. The switch tube devices corresponding to the circuits are set to be the thin film transistors of the same type, so that only one type of transistor needs to be prepared, the process steps of masking, photoetching and the like can be reduced, the process flow is simplified, and the production cost is saved.
According to a third aspect, an embodiment of the present invention provides a pixel circuit driving method, applied to the pixel circuit according to the first aspect, the second aspect or any one of the embodiments, the method including a first stage, a second stage and a third stage, wherein in the first stage, the reset signal RST outputs a low level, the SCAN signal SCAN and the emission control signal EM outputs a high level, the first reset circuit and the second reset circuit are turned on, and an anode of a light emitting element connected to a second end of the second reset circuit and a second end of the capacitor are reset by the power input signal VINT; the third reset circuit and the fourth reset circuit are conducted, the driving circuit is conducted, and the driving circuit is reset or threshold voltage deviation caused by voltage electrical stress of the driving circuit is eliminated through the current between the second power supply signal VB and the third power supply signal VA; in the second stage, the SCAN signal SCAN outputs a low level, the reset signal RST and the emission control signal EM output a high level, the driving circuit, the first Data writing circuit and the second Data writing circuit are turned on, and the Data signal Data is written into the control end of the driving circuit and maintains a writing voltage through the capacitor; in the third phase, the emission control signal EM outputs a low level, the reset signal RST and the SCAN signal SCAN output a high level, and the first emission control circuit and the second emission control circuit are turned on; the driving current is output to the light emitting element connected to the second end of the second light emission control circuit along the first power supply VDD through the first light emission control circuit, the driving circuit, and the second light emission control circuit.
In the pixel circuit driving method of the embodiment of the invention, in the initialization stage, the reset signal RST is set to be at a low level, the third reset circuit and the fourth reset circuit are conducted, and the current passes through the third reset circuit, the driving circuit and the fourth reset circuit from the second power supply signal VB to form a passage, so that the influence of electrical stress (stress) on the driving circuit in the previous picture is recovered, the influence of hysteresis and defect states of the driving transistor is inhibited, and the afterimage phenomenon is weakened.
With reference to the third aspect, in a first implementation manner of the third aspect, in the second stage, a steady-state voltage of a node where the control terminal of the driving circuit is connected to the second terminal of the capacitor is: vPVdata + Vth, where Vth is the threshold voltage.
with reference to the third aspect, in a second embodiment of the third aspect, in the third stage, the current flowing through the light emitting element is: i ═ k ═ Vgs (Vth)2＝k*[(Vdata+Vth-VDD)-Vth)]2＝k*[(Vdata-VDD)]2，
Wherein the content of the first and second substances,μpis the hole mobility; coxA capacitance per unit area;Is the width-to-length ratio of the driving circuit.
According to a fourth aspect, an embodiment of the present invention provides a display panel, including: a pixel circuit as described in the third aspect or in the first embodiment of the first aspect.
Drawings
the features and advantages of the present invention will be more clearly understood by reference to the accompanying drawings, which are illustrative and not to be construed as limiting the invention in any way, and in which:
FIG. 1 illustrates an image sticking phenomenon occurring when a conventional pixel circuit displays an image;
FIG. 2 is a schematic diagram of a pixel circuit according to an embodiment of the invention;
fig. 3 is a schematic structural diagram showing a specific example of a pixel circuit according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a pixel circuit according to another embodiment of the present invention;
fig. 5 is a schematic structural diagram showing a specific example of a pixel circuit of another embodiment of the present invention;
Fig. 6 shows a waveform diagram of a timing signal of the pixel circuit according to the embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In the working process of a screen body of an OLED display device (e.g., an Active-matrix organic light-emitting diode (AMOLED)), since a gate, a source, and a drain of a driving transistor (DTFT) are subject to different electrical stresses (stress), a short-term residual image is generated when a screen is switched to another screen after a screen is displayed for a long time, and a residual image phenomenon when a checkerboard pattern is switched to a 128-gray scale is shown in fig. 1, so that the residual image phenomenon seriously affects the display effect of the screen, and further seriously affects user experience.
therefore, in order to solve the above problem, an embodiment of the present invention provides a pixel circuit, as shown in fig. 2, including: the driving circuit 1, the first data writing circuit 2, the second data writing circuit 3, the first reset circuit 4, the first light emission control circuit 5, the second light emission control circuit 6, the second reset circuit 7, the third reset circuit 8, the fourth reset circuit 9, and the capacitor Cst.
The first end of the first Data writing circuit 2 is connected to the Data signal Data, the second end is respectively connected to the first end of the driving circuit 1, the first end of the first light-emitting control circuit 5 and the first end of the third reset circuit 8, and the control end is connected to the SCAN signal SCAN; a second end of the first light emitting control circuit 5 is respectively connected with a first power signal VDD and a first end of the capacitor Cst, and a control end is connected with the light emitting control signal EM; a second end of the driving circuit 1 is connected to a first end of the second data writing circuit 3, a first end of the second light-emitting control circuit 6, and a first end of the fourth reset circuit 9, respectively, and a control end is connected to a second end of the capacitor Cst; the second end of the second data writing circuit 3 is respectively connected with the first end of the first reset circuit 4 and the second end of the capacitor Cst, and the control end is connected with the SCAN signal SCAN; the second end of the first reset circuit 4 is connected with a power supply input signal VINT, and the control end is connected with a reset signal RST; the second end of the second light-emitting control circuit 6 is connected with the first end of the second reset circuit 7, and the control end is connected with a light-emitting control signal EM; the second end of the second reset circuit 7 is connected with the power input signal VINT, and the control end is connected with the reset signal RST; the second end of the third reset circuit 8 is connected with the second power supply signal VB, and the control end is connected with the control end of the fourth reset circuit 9; a second end of the fourth reset circuit 9 is connected to the third power supply signal VA, and a control end is connected to the control end of the first reset circuit 4.
Alternatively, in some embodiments of the present invention, the driving circuit 1, the first data writing circuit 2, the second data writing circuit 3, the first reset circuit 4, the first light-emitting control circuit 5, the second light-emitting control circuit 6, the second reset circuit 7, the third reset circuit 8, and the fourth reset circuit 9 respectively include: a switching device; the grid electrode of the switch tube device is used as the control end of the corresponding circuit, the first pole of the switch tube device is used as the first end of the corresponding circuit, and the second pole of the switch tube device is used as the second end of the corresponding circuit.
Specifically, the driving circuit 1 includes a first switch M1, a gate of the first switch M1 is used as a control terminal of the driving circuit 1, a first pole of the first switch M1 is used as a first terminal of the driving circuit 1, and a second pole of the first switch M1 is used as a second terminal of the driving circuit 1; the first data writing circuit 2 comprises a second switch M2, the gate of the second switch M2 is used as the control terminal of the first data writing circuit 2, the first pole of the second switch M2 is used as the first terminal of the first data writing circuit 2, and the second pole of the second switch M2 is used as the second terminal of the first data writing circuit 2; the second data writing circuit 3 includes a third switch M3, the gate of the third switch M3 is used as the control terminal of the second data writing circuit 3, the first pole of the third switch M3 is used as the first terminal of the second data writing circuit 3, and the second pole of the third switch M3 is used as the second terminal of the second data writing circuit 3; the first reset circuit 4 comprises a fourth switch M4, a gate of the fourth switch M4 is used as a control terminal of the first reset circuit 4, a first pole of the fourth switch M4 is used as a first terminal of the first reset circuit 4, and a second pole of the fourth switch M4 is used as a second terminal of the first reset circuit 4; the first light-emitting control circuit 5 comprises a fifth switch tube M5, the gate of the fifth switch tube M5 is used as the control terminal of the first light-emitting control circuit 5, the first pole of the fifth switch tube M5 is used as the first terminal of the first light-emitting control circuit 5, and the second pole of the fifth switch tube M5 is used as the second terminal of the first light-emitting control circuit 5; the second light-emitting control circuit 6 comprises a sixth switch M6, the gate of the sixth switch M6 is used as the control terminal of the second light-emitting control circuit 6, the first pole of the sixth switch M6 is used as the first terminal of the second light-emitting control circuit 6, and the second pole of the sixth switch M6 is used as the second terminal of the second light-emitting control circuit 6; the second reset circuit 7 comprises a seventh switch M7, the gate of the seventh switch M7 is used as the control terminal of the second reset circuit 7, the first pole of the seventh switch M7 is used as the first terminal of the second reset circuit 7, and the second pole of the seventh switch M7 is used as the second terminal of the second reset circuit 7; the third reset circuit 8 comprises an eighth switch M8, the gate of the eighth switch M8 is used as the control terminal of the third reset circuit 8, the first pole of the eighth switch M8 is used as the first terminal of the third reset circuit 8, and the second pole of the eighth switch M8 is used as the second terminal of the third reset circuit 8; the fourth reset circuit 9 includes a ninth switch M9, a gate of the ninth switch M9 is used as the control terminal of the fourth reset circuit 9, a first pole of the ninth switch M9 is used as the first terminal of the fourth reset circuit 9, and a second pole of the ninth switch M9 is used as the second terminal of the fourth reset circuit 9.
optionally, in some embodiments of the present invention, in combination with the above correspondence, the pixel circuit of the embodiments of the present invention may be embodied as a structure as shown in fig. 3, and the pixel circuit mainly includes: a first switch tube M1, a second switch tube M2, a third switch tube M3, a fourth switch tube M4, a fifth switch tube M5, a sixth switch tube M6, a seventh switch tube M7, an eighth switch tube M8, a ninth switch tube M9 and a capacitor Cst.
Wherein, the first end of the second switch tube M2 is connected to the Data signal Data, the second end is respectively connected to the first end of the first switch tube M1, the first end of the fifth switch tube M5 and the first end of the eighth switch tube M8, and the control end is connected to the SCAN signal SCAN;
A second end of the fifth switching tube M5 is respectively connected to the first power signal VDD and the first end of the capacitor Cst, and a control end thereof is connected to the emission control signal EM;
A second terminal of the first switching tube M1 is respectively connected to the first terminal of the third switching tube M3, the first terminal of the sixth switching tube M6 and the first terminal of the ninth switching tube M9, and a control terminal is connected to the second terminal of the capacitor Cst;
A second terminal of the third switching tube M3 is respectively connected to the first terminal of the fourth switching tube M4 and the second terminal of the capacitor Cst, and a control terminal is connected to the SCAN signal SCAN;
The second end of the fourth switch tube M4 is connected to the power input signal VINT, and the control end is connected to the reset signal RST;
The second end of the sixth switching tube M6 is connected to the first end of the seventh switching tube M7, and the control end is connected to the emission control signal EM;
the second end of the seventh switch tube M7 is connected to the power input signal VINT, and the control end is connected to the reset signal RST;
the second end of the eighth switch tube M8 is connected to the second power signal VB, and the control end is connected to the control end of the ninth switch tube M9;
The second end of the ninth switch transistor M9 is connected to the third power supply signal VA, and the control end is connected to the control end of the fourth switch transistor M4.
Optionally, in some embodiments of the invention, the second end of the sixth switching tube M6 is used to connect a light emitting device, and the light emitting device is connected to the second end of the seventh switching tube M7. The other end of the light emitting element is connected to a fourth power signal VSS. Alternatively, the light emitting element may be, for example, an OLED, but the invention is not limited thereto.
optionally, in some embodiments of the present invention, the first switching tube M1, the second switching tube M2, the third switching tube M3, the fifth switching tube M5, the sixth switching tube M6, the seventh switching tube M7, the eighth switching tube M8, and the ninth switching tube M9 are all P-type thin film transistors, so that only one type of transistor needs to be prepared, and process steps such as masking and photolithography can be reduced, the process flow can be simplified, and the production cost can be saved. The control ends of the first switch tube M1, the second switch tube M2, the third switch tube M3, the fifth switch tube M5, the sixth switch tube M6, the seventh switch tube M7, the eighth switch tube M8 and the ninth switch tube M9 respectively correspond to the gates of the P-type thin film transistors.
the operation principle of the pixel circuit, namely the driving method of the pixel circuit, includes a first stage, a second stage and a third stage. FIG. 6 is a waveform diagram of a pixel circuit according to an embodiment of the invention.
in this embodiment, the first switch tube M1 is used as a driving transistor, and the first switch tube M1, the second switch tube M2, the fifth switch tube M5, the sixth switch tube M6, the seventh switch tube M7, the eighth switch tube M8 and the ninth switch tube M9 are all P-type thin film transistors.
As shown in fig. 6, in the first stage T1, which is an initialization stage reset stage, the reset signal RST outputs a low level, the SCAN signal SCAN and the emission control signal EM output a high level, the second switch transistor M2, the third switch transistor M3, the fifth switch transistor M5 and the sixth switch transistor M6 are turned off, the fourth switch transistor M4 and the seventh switch transistor M7 are turned on, and the anode of the light emitting device connected to the second end of the seventh switch transistor M7 and the second end of the capacitor Cst are reset by the power input signal VINT; the eighth switch transistor M8 and the ninth switch transistor M9 are turned on, the first switch transistor M1 is turned on, and the first switch transistor M1 is reset or the threshold voltage shift of the first switch transistor M1 caused by the voltage electrical stress is eliminated through the current between the second power supply signal VB and the third power supply signal VA.
in the first stage T1, a current passes through the eighth switch tube M8, the first switch tube M1, and the ninth switch tube M9 from the power supply VB to form a path, and the influence of the electrical stress (stress) on the first switch tube M1 in the previous screen is recovered in this way, so that the hysteresis characteristic of the driving transistor (the first switch tube M1) and the influence of the weakened defect state can be effectively suppressed, thereby improving the image sticking phenomenon and improving the display characteristic of the display panel.
in the second stage T2, the SCAN Signal (SCAN) outputs a low level, the Reset Signal (RST) and the emission control signal EM outputs a high level, the first switch transistor M1, the second switch transistor M2 and the third switch transistor M3 are turned on, and the fourth switch transistor M4, the fifth switch transistor M5, the sixth switch transistor M6, the seventh switch transistor M7, the eighth switch transistor M8 and the ninth switch transistor M9 are turned off. At this stage, the Data signal Data writes Data into the control terminal of the first switch transistor M1, and the capacitor Cst maintains the write voltage, and since the Data voltage is written into the control terminal of the first switch transistor M1, the threshold voltage is also written, and this stage is also the threshold voltage compensation stage. The steady-state voltage of the node (node P) connecting the control terminal of the first switching transistor M1 and the second terminal of the capacitor Cst is: vg is Vdata + Vth, where Vth is the threshold voltage. The control end voltage value of the first switching tube M1 is: vg is Vdata + Vth, and therefore, the magnitude of the driving current is:
I＝k*(Vgs-Vth)2＝k*[(Vdata+Vth-VDD)-Vth)]2＝k*[(Vdata-VDD)]2，
Wherein the content of the first and second substances,μpIs the hole mobility; coxA capacitance per unit area;Is the width-to-length ratio of the first switch tube M1.
In the third stage T3, the emission control signal EM outputs a low level, the Reset Signal (RST) and the SCAN Signal (SCAN) output a high level, the first switch transistor M1, the fifth switch transistor M5 and the sixth switch transistor M6 are turned on, and the second switch transistor M2, the third switch transistor M3, the fourth switch transistor M4, the seventh switch transistor M7, the eighth switch transistor M8 and the ninth switch transistor M9 are turned off; the driving current is output to the light emitting element connected to the second terminal of the sixth switching tube M6 along the first power source VDD via the fifth switching tube M5, the first switching tube M1 and the sixth switching tube M6. At this stage, the driving current is outputted along the first power source VDD through the fifth switch transistor M5, the first switch transistor M1 and the sixth switch transistor M6 to the light emitting element connected to the second terminal of the sixth switch transistor M6 for driving the light emitting element to emit light.
therefore, in the pixel circuit according to the embodiment of the invention, in the stage T1 (reset stage), a current passes through the eighth switch tube M8, the first switch tube M1, and the ninth switch tube M9 from the power supply VB to form a path, so that the influence of the electrical stress (stress) on the first switch tube M1 in the previous picture is recovered, and therefore, the hysteresis characteristic and the influence of the weakened defect state of the driving transistor (the first switch tube M1) can be effectively suppressed, thereby improving the image sticking phenomenon and improving the display characteristic of the display panel.
Optionally, an embodiment of the present invention further provides a pixel circuit, as shown in fig. 4, where the pixel circuit includes: the driving circuit 1, the first data writing circuit 2, the second data writing circuit 3, the first reset circuit 4, the first light emission control circuit 5, the second light emission control circuit 6, the second reset circuit 7, the third reset circuit 8, the fourth reset circuit 9, and the capacitor Cst.
a first end of the first Data writing circuit 2 is connected to the Data signal Data, a second end of the first Data writing circuit is connected to the first end of the driving circuit 1, the first end of the second light-emitting control circuit 6 and the first end of the fourth reset circuit 9, and a control end of the first Data writing circuit is connected to the SCAN signal SCAN; the second end of the driving circuit 1 is connected to the first end of the second data writing circuit 3, the first end of the first light emitting control circuit 5, and the first end of the third reset circuit 8, respectively, and the control end is connected to the second end of the capacitor Cst; a second end of the first light emitting control circuit 5 is respectively connected with a first power signal VDD and a first end of the capacitor Cst, and a control end is connected with the light emitting control signal EM; the second end of the second data writing circuit 3 is respectively connected with the first end of the first reset circuit 4 and the second end of the capacitor Cst, and the control end is connected with the SCAN signal SCAN; the second end of the first reset circuit 4 is connected with a power supply input signal VINT, and the control end is connected with a reset signal RST; the second end of the second light-emitting control circuit 6 is connected with the first end of the second reset circuit 7, and the control end is connected with a light-emitting control signal EM; the second end of the second reset circuit 7 is connected with the power input signal VINT, and the control end is connected with the reset signal RST; the second end of the third reset circuit 8 is connected with the second power supply signal VB, and the control end is connected with the control end of the fourth reset circuit 9; a second end of the fourth reset circuit 9 is connected to the third power supply signal VA, and a control end is connected to the control end of the first reset circuit 4.
Alternatively, in some embodiments of the present invention, the driving circuit 1, the first data writing circuit 2, the second data writing circuit 3, the first reset circuit 4, the first light-emitting control circuit 5, the second light-emitting control circuit 6, the second reset circuit 7, the third reset circuit 8, and the fourth reset circuit 9 respectively include: a switching device; the grid electrode of the switch tube device is used as the control end of the corresponding circuit, the first pole of the switch tube device is used as the first end of the corresponding circuit, and the second pole of the switch tube device is used as the second end of the corresponding circuit.
Specifically, the driving circuit 1 includes a first switch M1, a gate of the first switch M1 is used as a control terminal of the driving circuit 1, a first pole of the first switch M1 is used as a first terminal of the driving circuit 1, and a second pole of the first switch M1 is used as a second terminal of the driving circuit 1; the first data writing circuit 2 comprises a second switch M2, the gate of the second switch M2 is used as the control terminal of the first data writing circuit 2, the first pole of the second switch M2 is used as the first terminal of the first data writing circuit 2, and the second pole of the second switch M2 is used as the second terminal of the first data writing circuit 2; the second data writing circuit 3 includes a third switch M3, the gate of the third switch M3 is used as the control terminal of the second data writing circuit 3, the first pole of the third switch M3 is used as the first terminal of the second data writing circuit 3, and the second pole of the third switch M3 is used as the second terminal of the second data writing circuit 3; the first reset circuit 4 comprises a fourth switch M4, a gate of the fourth switch M4 is used as a control terminal of the first reset circuit 4, a first pole of the fourth switch M4 is used as a first terminal of the first reset circuit 4, and a second pole of the fourth switch M4 is used as a second terminal of the first reset circuit 4; the first light-emitting control circuit 5 comprises a fifth switch tube M5, the gate of the fifth switch tube M5 is used as the control terminal of the first light-emitting control circuit 5, the first pole of the fifth switch tube M5 is used as the first terminal of the first light-emitting control circuit 5, and the second pole of the fifth switch tube M5 is used as the second terminal of the first light-emitting control circuit 5; the second light-emitting control circuit 6 comprises a sixth switch M6, the gate of the sixth switch M6 is used as the control terminal of the second light-emitting control circuit 6, the first pole of the sixth switch M6 is used as the first terminal of the second light-emitting control circuit 6, and the second pole of the sixth switch M6 is used as the second terminal of the second light-emitting control circuit 6; the second reset circuit 7 comprises a seventh switch M7, the gate of the seventh switch M7 is used as the control terminal of the second reset circuit 7, the first pole of the seventh switch M7 is used as the first terminal of the second reset circuit 7, and the second pole of the seventh switch M7 is used as the second terminal of the second reset circuit 7; the third reset circuit 8 comprises an eighth switch M8, the gate of the eighth switch M8 is used as the control terminal of the third reset circuit 8, the first pole of the eighth switch M8 is used as the first terminal of the third reset circuit 8, and the second pole of the eighth switch M8 is used as the second terminal of the third reset circuit 8; the fourth reset circuit 9 includes a ninth switch M9, a gate of the ninth switch M9 is used as the control terminal of the fourth reset circuit 9, a first pole of the ninth switch M9 is used as the first terminal of the fourth reset circuit 9, and a second pole of the ninth switch M9 is used as the second terminal of the fourth reset circuit 9.
optionally, in some embodiments of the present invention, in combination with the above correspondence, the pixel circuit of the embodiments of the present invention may be embodied as a structure as shown in fig. 5, and the pixel circuit mainly includes: a first switch tube M1, a second switch tube M2, a third switch tube M3, a fourth switch tube M4, a fifth switch tube M5, a sixth switch tube M6, a seventh switch tube M7, an eighth switch tube M8, a ninth switch tube M9 and a capacitor Cst.
Wherein, the first end of the second switch tube M2 is connected to the Data signal Data, the second end is respectively connected to the first end of the first switch tube M1, the first end of the sixth switch tube M6 and the first end of the ninth switch tube M9, and the control end is connected to the SCAN signal SCAN;
a second terminal of the first switching transistor M1 is respectively connected to the first terminal of the third switching transistor M3, the first terminal of the fifth switching transistor M5 and the first terminal of the eighth switching transistor M8, and a control terminal is connected to the second terminal of the capacitor Cst;
a second end of the fifth switching tube M5 is respectively connected to the first power signal VDD and the first end of the capacitor Cst, and a control end thereof is connected to the emission control signal EM;
a second terminal of the third switching tube M3 is respectively connected to the first terminal of the fourth switching tube M4 and the second terminal of the capacitor Cst, and a control terminal is connected to the SCAN signal SCAN;
The second end of the fourth switch tube M4 is connected to the power input signal VINT, and the control end is connected to the reset signal RST;
The second end of the sixth switching tube M6 is connected to the first end of the seventh switching tube M7, and the control end is connected to the emission control signal EM;
the second end of the seventh switch tube M7 is connected to the power input signal VINT, and the control end is connected to the reset signal RST;
The second end of the eighth switch tube M8 is connected to the second power signal VB, and the control end is connected to the control end of the ninth switch tube M9;
The second end of the ninth switch transistor M9 is connected to the third power supply signal VA, and the control end is connected to the control end of the fourth switch transistor M4.
Optionally, in some embodiments of the invention, the second end of the sixth switching tube M6 is used to connect a light emitting device, and the light emitting device is connected to the second end of the seventh switching tube M7. The other end of the light emitting element is connected to a fourth power signal VSS. Alternatively, the light emitting element may be, for example, an OLED, but the invention is not limited thereto.
optionally, in some embodiments of the present invention, the first switching tube M1, the second switching tube M2, the third switching tube M3, the fifth switching tube M5, the sixth switching tube M6, the seventh switching tube M7, the eighth switching tube M8, and the ninth switching tube M9 are all P-type thin film transistors, so that only one type of transistor needs to be prepared, and process steps such as masking and photolithography can be reduced, the process flow can be simplified, and the production cost can be saved. The control ends of the first switch tube M1, the second switch tube M2, the third switch tube M3, the fifth switch tube M5, the sixth switch tube M6, the seventh switch tube M7, the eighth switch tube M8 and the ninth switch tube M9 respectively correspond to the gates of the P-type thin film transistors.
The operation principle of the pixel circuit, namely the driving method of the pixel circuit, includes a first stage, a second stage and a third stage. FIG. 6 is a waveform diagram of a pixel circuit according to an embodiment of the invention.
In this embodiment, the first switch tube M1 is used as a driving transistor, and the first switch tube M1, the second switch tube M2, the fifth switch tube M5, the sixth switch tube M6, the seventh switch tube M7, the eighth switch tube M8 and the ninth switch tube M9 are all P-type thin film transistors.
as shown in fig. 6, in the first stage T1, which is an initialization stage reset stage, the reset signal RST outputs a low level, the SCAN signal SCAN and the emission control signal EM output a high level, the second switch transistor M2, the third switch transistor M3, the fifth switch transistor M5 and the sixth switch transistor M6 are turned off, the fourth switch transistor M4 and the seventh switch transistor M7 are turned on, and the anode of the light emitting device connected to the second end of the seventh switch transistor M7 and the second end of the capacitor Cst are reset by the power input signal VINT; the eighth switch transistor M8 and the ninth switch transistor M9 are turned on, the first switch transistor M1 is turned on, and the first switch transistor M1 is reset or the threshold voltage shift of the first switch transistor M1 caused by the voltage electrical stress is eliminated through the current between the second power supply signal VB and the third power supply signal VA.
In the first stage T1, a current passes through the eighth switch tube M8, the first switch tube M1, and the ninth switch tube M9 from the power supply VB to form a path, and the influence of the electrical stress (stress) on the first switch tube M1 in the previous screen is recovered in this way, so that the hysteresis characteristic of the driving transistor (the first switch tube M1) and the influence of the weakened defect state can be effectively suppressed, thereby improving the image sticking phenomenon and improving the display characteristic of the display panel.
in the second stage T2, the SCAN Signal (SCAN) outputs a low level, the Reset Signal (RST) and the emission control signal EM outputs a high level, the first switch transistor M1, the second switch transistor M2 and the third switch transistor M3 are turned on, and the fourth switch transistor M4, the fifth switch transistor M5, the sixth switch transistor M6, the seventh switch transistor M7, the eighth switch transistor M8 and the ninth switch transistor M9 are turned off. At this stage, the Data signal Data writes Data into the control terminal of the first switch transistor M1, and the capacitor Cst maintains the write voltage, and since the Data voltage is written into the control terminal of the first switch transistor M1, the threshold voltage is also written, and this stage is also the threshold voltage compensation stage. The steady-state voltage of the node (node P) connecting the control terminal of the first switching transistor M1 and the second terminal of the capacitor Cst is: vg is Vdata + Vth, where Vth is the threshold voltage. The control end voltage value of the first switching tube M1 is: vg is Vdata + Vth, and therefore, the magnitude of the driving current is:
I＝k*(Vgs-Vth)2＝k*[(Vdata+Vth-VDD)-Vth)]2＝k*[(Vdata-VDD)]2，
wherein the content of the first and second substances,μpis the hole mobility; coxA capacitance per unit area;Is the width-to-length ratio of the first switch tube M1.
in the third stage T3, the emission control signal EM outputs a low level, the Reset Signal (RST) and the SCAN Signal (SCAN) output a high level, the first switch transistor M1, the fifth switch transistor M5 and the sixth switch transistor M6 are turned on, and the second switch transistor M2, the third switch transistor M3, the fourth switch transistor M4, the seventh switch transistor M7, the eighth switch transistor M8 and the ninth switch transistor M9 are turned off; the driving current is output to the light emitting element connected to the second terminal of the sixth switching tube M6 along the first power source VDD via the fifth switching tube M5, the first switching tube M1 and the sixth switching tube M6. At this stage, the driving current is outputted along the first power source VDD through the fifth switch transistor M5, the first switch transistor M1 and the sixth switch transistor M6 to the light emitting element connected to the second terminal of the sixth switch transistor M6 for driving the light emitting element to emit light.
Therefore, in the pixel circuit according to the embodiment of the invention, in the stage T1 (reset stage), a current passes through the eighth switch tube M8, the first switch tube M1, and the ninth switch tube M9 from the power supply VB to form a path, so that the influence of the electrical stress (stress) on the first switch tube M1 in the previous picture is recovered, and therefore, the hysteresis characteristic and the influence of the weakened defect state of the driving transistor (the first switch tube M1) can be effectively suppressed, thereby improving the image sticking phenomenon and improving the display characteristic of the display panel.
the embodiment of the invention also provides a display panel, which comprises the pixel circuit, so that the problem of display ghost can be effectively solved; furthermore, the display contrast can be effectively improved, and the use experience of a user is improved.
Although the embodiments of the present invention have been described in conjunction with the accompanying drawings, those skilled in the art may make various modifications and variations without departing from the spirit and scope of the invention, and such modifications and variations fall within the scope defined by the appended claims.

Claims (10)

1. A pixel circuit, comprising:
a drive circuit, a first data write-in circuit, a second data write-in circuit, a first reset circuit, a first light-emitting control circuit, a second reset circuit, a third reset circuit, a fourth reset circuit and a capacitor,
the first end of the first Data writing circuit is connected with a Data signal (Data), the second end of the first Data writing circuit is respectively connected with the first end of the driving circuit, the first end of the first light-emitting control circuit and the first end of the third reset circuit, and the control end of the first Data writing circuit is connected with a scanning Signal (SCAN);
the second end of the first light-emitting control circuit is respectively connected with a first power supply signal (VDD) and the first end of the capacitor, and the control end of the first light-emitting control circuit is connected with a light-emitting control signal (EM);
The second end of the driving circuit is respectively connected with the first end of the second data writing circuit, the first end of the second light-emitting control circuit and the first end of the fourth reset circuit, and the control end of the driving circuit is connected with the second end of the capacitor;
A second end of the second data writing circuit is respectively connected with a first end of the first reset circuit and a second end of the capacitor, and a control end of the second data writing circuit is connected with the SCAN Signal (SCAN);
The second end of the first reset circuit is connected with a power supply input signal (VINT), and the control end of the first reset circuit is connected with a Reset Signal (RST);
a second end of the second light-emitting control circuit is connected with a first end of the second reset circuit, and a control end is connected with the light-emitting control signal (EM);
The second end of the second reset circuit is connected with the power supply input signal (VINT), and the control end of the second reset circuit is connected with the Reset Signal (RST);
the second end of the third reset circuit is connected with a second power supply signal (VB), and the control end of the third reset circuit is connected with the control end of the fourth reset circuit;
And the second end of the fourth reset circuit is connected with a third power supply signal (VA), and the control end of the fourth reset circuit is connected with the control end of the first reset circuit.
2. A pixel circuit, comprising:
a drive circuit, a first data write-in circuit, a second data write-in circuit, a first reset circuit, a first light-emitting control circuit, a second reset circuit, a third reset circuit, a fourth reset circuit and a capacitor,
The first end of the first Data writing circuit is connected with a Data signal (Data), the second end of the first Data writing circuit is respectively connected with the first end of the driving circuit, the first end of the second light-emitting control circuit and the first end of the fourth reset circuit, and the control end of the first Data writing circuit is connected with a scanning Signal (SCAN);
the second end of the driving circuit is respectively connected with the first end of the second data writing circuit, the first end of the first light-emitting control circuit and the first end of the third reset circuit, and the control end of the driving circuit is connected with the second end of the capacitor;
the second end of the first light-emitting control circuit is respectively connected with a first power supply signal (VDD) and the first end of the capacitor, and the control end of the first light-emitting control circuit is connected with a light-emitting control signal (EM);
A second end of the second data writing circuit is respectively connected with a first end of the first reset circuit and a second end of the capacitor, and a control end of the second data writing circuit is connected with the SCAN Signal (SCAN);
The second end of the first reset circuit is connected with a power supply input signal (VINT), and the control end of the first reset circuit is connected with a Reset Signal (RST);
a second end of the second light-emitting control circuit is connected with a first end of the second reset circuit, and a control end is connected with the light-emitting control signal (EM);
The second end of the second reset circuit is connected with the power supply input signal (VINT), and the control end of the second reset circuit is connected with the Reset Signal (RST);
the second end of the third reset circuit is connected with a second power supply signal (VB), and the control end of the third reset circuit is connected with the control end of the fourth reset circuit;
And the second end of the fourth reset circuit is connected with a third power supply signal (VA), and the control end of the fourth reset circuit is connected with the control end of the first reset circuit.
3. the pixel circuit according to claim 1 or 2, wherein the driver circuit, the first data write circuit, the second data write circuit, the first reset circuit, the first light emission control circuit, the second reset circuit, the third reset circuit, and the fourth reset circuit each include: a switching device; the grid electrode of the switch tube device is used as the control end of the corresponding circuit, the first pole of the switch tube device is used as the first end of the corresponding circuit, and the second pole of the switch tube device is used as the second end of the corresponding circuit.
4. The pixel circuit according to claim 1 or 2, further comprising: and one end of the light-emitting element is connected with the second end of the second light-emitting control circuit and the second end of the second reset circuit, and the other end of the light-emitting element is connected with a fourth power supply signal (VSS).
5. The pixel circuit according to claim 4, wherein the light emitting element is an OLED.
6. the pixel circuit according to claim 1 or 2, wherein the driving circuit, the first data writing circuit, the second data writing circuit, the first reset circuit, the first light emission control circuit, the second reset circuit, the third reset circuit, and the fourth reset circuit are all P-type thin film transistors.
7. a pixel circuit driving method applied to the pixel circuit according to any one of claims 1 to 6, comprising a first stage, a second stage and a third stage, wherein,
in the first stage, the Reset Signal (RST) outputs a low level, the SCAN Signal (SCAN) and the emission control signal (EM) outputs a high level, the first reset circuit and the second reset circuit are turned on, and the anode of the light emitting element connected to the second end of the second reset circuit and the second end of the capacitor are reset by a power input signal (VINT); the third reset circuit and the fourth reset circuit are conducted, the driving circuit is conducted, and the driving circuit is reset or threshold voltage deviation caused by voltage electrical stress of the driving circuit is eliminated through the current between the second power supply signal (VB) and the third power supply signal (VA);
in the second stage, the SCAN Signal (SCAN) outputs a low level, the Reset Signal (RST) and the emission control signal (EM) outputs a high level, the driving circuit, the first Data writing circuit and the second Data writing circuit are turned on, the Data signal (Data) is written into the control end of the driving circuit, and the writing voltage is maintained through the capacitor;
In the third phase, the emission control signal (EM) outputs a low level, the Reset Signal (RST) and the SCAN Signal (SCAN) output a high level, and the first emission control circuit and the second emission control circuit are turned on; the driving current is output to the light emitting element connected to the second terminal of the second light emission control circuit along the first power supply (VDD) through the first light emission control circuit, the driving circuit, and the second light emission control circuit.
8. the pixel circuit driving method according to claim 7, wherein in the second phase, a steady-state voltage of a node at which the control terminal of the driving circuit is connected to the second terminal of the capacitor is: vPVdata + Vth, where Vth is the threshold voltage.
9. the method for driving the pixel circuit according to claim 7, wherein in the third phase, a current flowing through the light emitting element is:
I＝k*(Vgs-Vth)2＝k*[(Vdata+Vth-VDD)-Vth)]2＝k*[(Vdata-VDD)]2，
wherein the content of the first and second substances,μpIs the hole mobility; coxA capacitance per unit area;is the width-to-length ratio of the driving circuit.
10. A display panel comprising the pixel circuit according to any one of claims 1 to 6.
CN201910939334.8A 2019-09-30 2019-09-30 pixel circuit, driving method and display panel Pending CN110570813A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910939334.8A CN110570813A (en) 2019-09-30 2019-09-30 pixel circuit, driving method and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910939334.8A CN110570813A (en) 2019-09-30 2019-09-30 pixel circuit, driving method and display panel

Publications (1)

Publication Number Publication Date
CN110570813A true CN110570813A (en) 2019-12-13

Family

ID=68783445

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910939334.8A Pending CN110570813A (en) 2019-09-30 2019-09-30 pixel circuit, driving method and display panel

Country Status (1)

Country Link
CN (1) CN110570813A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112071270A (en) * 2020-09-28 2020-12-11 京东方科技集团股份有限公司 Driving method of pixel circuit
CN112164361A (en) * 2020-09-25 2021-01-01 合肥维信诺科技有限公司 Pixel circuit, driving method thereof and display panel
CN113838421A (en) * 2021-07-30 2021-12-24 京东方科技集团股份有限公司 Pixel circuit, driving method thereof and display panel
US11735114B2 (en) 2020-04-20 2023-08-22 Kunshan Go-Visionox Opto-Electronics Co., Ltd Pixel circuit, driving method thereof, and display device
WO2023205964A1 (en) * 2022-04-24 2023-11-02 京东方科技集团股份有限公司 Pixel circuit, driving method thereof, display panel, and display device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105096826A (en) * 2015-08-13 2015-11-25 京东方科技集团股份有限公司 Pixel circuit and driving method thereof, array substrate and display device
CN105139805A (en) * 2015-10-19 2015-12-09 京东方科技集团股份有限公司 Pixel driving circuit, driving method thereof and display device
CN107358917A (en) * 2017-08-21 2017-11-17 上海天马微电子有限公司 A kind of image element circuit, its driving method, display panel and display device
CN109285500A (en) * 2018-12-05 2019-01-29 武汉天马微电子有限公司 Pixel-driving circuit and organic light-emitting display device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105096826A (en) * 2015-08-13 2015-11-25 京东方科技集团股份有限公司 Pixel circuit and driving method thereof, array substrate and display device
CN105139805A (en) * 2015-10-19 2015-12-09 京东方科技集团股份有限公司 Pixel driving circuit, driving method thereof and display device
CN107358917A (en) * 2017-08-21 2017-11-17 上海天马微电子有限公司 A kind of image element circuit, its driving method, display panel and display device
CN109285500A (en) * 2018-12-05 2019-01-29 武汉天马微电子有限公司 Pixel-driving circuit and organic light-emitting display device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11735114B2 (en) 2020-04-20 2023-08-22 Kunshan Go-Visionox Opto-Electronics Co., Ltd Pixel circuit, driving method thereof, and display device
CN112164361A (en) * 2020-09-25 2021-01-01 合肥维信诺科技有限公司 Pixel circuit, driving method thereof and display panel
CN112164361B (en) * 2020-09-25 2022-05-24 合肥维信诺科技有限公司 Pixel circuit, driving method thereof and display panel
CN112071270A (en) * 2020-09-28 2020-12-11 京东方科技集团股份有限公司 Driving method of pixel circuit
CN113838421A (en) * 2021-07-30 2021-12-24 京东方科技集团股份有限公司 Pixel circuit, driving method thereof and display panel
WO2023205964A1 (en) * 2022-04-24 2023-11-02 京东方科技集团股份有限公司 Pixel circuit, driving method thereof, display panel, and display device

Similar Documents

Publication Publication Date Title
CN107358917B (en) Pixel circuit, driving method thereof, display panel and display device
CN108470539B (en) Pixel circuit, driving method thereof, display panel and display device
CN110570813A (en) pixel circuit, driving method and display panel
US10229639B2 (en) Pixel driving circuit for compensating drifting threshold voltage of driving circuit portion and driving method thereof
US9747839B2 (en) Pixel driving circuit, driving method, array substrate and display apparatus
CN109887466B (en) Pixel driving circuit and method and display panel
US8994621B2 (en) Display device and method for driving same
US9424780B2 (en) Pixel circuit of active matrix organic light emitting diode, driving method of the same, and display apparatus
WO2018166172A1 (en) Pixel drive circuit and drive method therefor, and display apparatus
TWI768621B (en) Electroluminescent display device
CN110808012B (en) Pixel circuit, shift register unit, gate drive circuit and display device
US20170263180A1 (en) Display panel, method for driving the same and display device
WO2020114086A1 (en) Pixel circuit, pixel drive method, and display apparatus
WO2020220613A1 (en) Pixel drive circuit and drive method therefor
US11217160B2 (en) Pixel circuit and method of driving the same, and display device
CN110648631A (en) Pixel circuit, method, display panel and device
CN113674690B (en) Pixel driving circuit, display panel, display device and driving method
JPWO2009050923A1 (en) Current-driven display device
EP3843071A1 (en) Pixel unit, display panel and electronic device
US20190333446A1 (en) Pixel driving circuit and driving method thereof display panel and display apparatus
CN112581908A (en) Pixel driving circuit, driving method, display panel and display device
US10176757B2 (en) Pixel circuit and driving method thereof, and display device
CN209785530U (en) Pixel compensation circuit
CN112802429B (en) Pixel driving circuit and display panel
CN213545873U (en) Pixel compensation circuit for improving display effect

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20191213