CN110377537A - A kind of data transmission method, device and medium based on high speed signal switching chip - Google Patents
A kind of data transmission method, device and medium based on high speed signal switching chip Download PDFInfo
- Publication number
- CN110377537A CN110377537A CN201910555038.8A CN201910555038A CN110377537A CN 110377537 A CN110377537 A CN 110377537A CN 201910555038 A CN201910555038 A CN 201910555038A CN 110377537 A CN110377537 A CN 110377537A
- Authority
- CN
- China
- Prior art keywords
- cpu
- chip
- signal switching
- high speed
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
- G06F13/126—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine and has means for transferring I/O instructions and statuses between control unit and main processor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
Abstract
This application discloses a kind of data transmission method, device and storage mediums based on high speed signal switching chip, comprising: obtains the cpu i/f of the chip interface and CPU that are provided with the high speed signal switching chip of physical couplings with targeted cache signal switching chip in advance；Wherein, high speed signal switching chip and CPU belong to same processing end；The communication connection relationship of chip interface and cpu i/f is set in targeted cache signal switching chip according to default rule of communication, obtains transmission path；When there is the data to be transmitted for the transmission conditions for meeting transmission path, transmission path data to be transmitted is utilized.On the basis of directly being carried out data transmission by high speed signal switching chip and CPU in the prior art, this method further pass through targeted cache signal switching chip increase high speed signal switching chip and CPU between transmission path, so as to improve the data transmission efficiency between GPU and CPU.
Description
Technical field
The present invention relates to field of data transmission, in particular to a kind of transmission side data based on high speed signal switching chip
Method, device and computer readable storage medium.
Background technique
In recent years, the application of HPC (High performance computing, high-performance calculation) in the server is more next
It is more extensive.If Fig. 1 is the structural schematic diagram of HPC of prior art proposition a kind of, in the CUDA (compute of collocation NVIDIA
Unified Device Architecture unifiedly calculates equipment framework) in, chip SW and CPU is switched by high speed signal and is done
Data information in same processing end is transmitted to GPU by CPU and handled by information exchange, realization, or is realized and will be handled by GPU
Data information afterwards feeds back to CPU.So, the efficiency of transmission between GPU and CPU directly affects the processing effect of server
Rate.As shown, the information exchange between SW0 and CPU0 is realized by the transmission link between SW0 and CPU0, with calculating
The fast development of machine technology, higher and higher to the duty requirements of server, data transfer mode in the prior art is gradually not
It is able to satisfy growing data transfer demands.
Therefore, the data transmission efficiency in same processing end between GPU and CPU how is improved, is those skilled in the art
The technical issues that need to address at present.
Summary of the invention
In view of this, the purpose of the present invention is to provide a kind of data transmission method based on high speed signal switching chip,
It can be improved the data transmission efficiency in same processing end between GPU and CPU；It is a further object of the present invention to provide one kind to be based on
High speed signal switches the data transmission device and computer readable storage medium of chip, all has above-mentioned beneficial effect.
In order to solve the above technical problems, the present invention provides a kind of data transmission method based on high speed signal switching chip,
Include:
Obtain the high speed signal switching chip for being provided with physical couplings with targeted cache signal switching chip in advance
The cpu i/f of chip interface and CPU；Wherein, the high speed signal switching chip and the CPU belong to same processing end；
The chip interface and the CPU are set in targeted cache signal switching chip according to default rule of communication
The communication connection relationship of interface, obtains transmission path；
When there is the data to be transmitted for the transmission conditions for meeting the transmission path, the transmission path institute is utilized
State data to be transmitted.
Preferably, described when there is the data to be transmitted for the transmission conditions for meeting the transmission path, using described
After data to be transmitted described in transmission path, further comprise:
It records and utilizes the number of data to be transmitted described in the transmission path in preset time period.
Preferably, the acquisition is provided with the high speed signal of physical couplings with targeted cache signal switching chip in advance
Switch the chip interface of chip and the cpu i/f of CPU specifically:
The high speed signal that targeted cache signal switching chip is provided with physical couplings in advance is obtained to cut
Change multiple chip interfaces of chip and multiple cpu i/fs of the CPU；
It is corresponding, it is described the chip is set to connect in targeted cache signal switching chip according to default rule of communication
The communication connection relationship of mouth and the cpu i/f, obtains the process of transmission path, specifically includes:
According to the corresponding relationship of the chip interface and the cpu i/f, according to the default rule of communication in the mesh
The communication connection relationship of multiple chip interfaces and multiple cpu i/fs is set in mark high speed signal switching chip, is obtained
The a plurality of transmission path.
Preferably, the chip interface quantity of the high speed signal switching chip and the cpu i/f quantity of the CPU are two
It is a.
Preferably, described when there is the data to be transmitted for the transmission conditions for meeting the transmission path, utilize the biography
The process of data to be transmitted described in defeated path transmission, specifically includes:
When the data to be transmitted identical in the presence of data type corresponding with the transmission path, control described to be passed
Transmission of data is transmitted by the transmission path.
In order to solve the above technical problems, the present invention also provides a kind of data based on high speed signal switching chip to transmit dress
It sets, comprising:
Interface obtains module, for obtaining the height for being provided with physical couplings with targeted cache signal switching chip in advance
The chip interface of fast signal switching chip and the cpu i/f of CPU；Wherein, the high speed signal switching chip and the CPU belong to
Same processing end；
Path setup module, described in being arranged in targeted cache signal switching chip according to default rule of communication
The communication connection relationship of chip interface and the cpu i/f, obtains transmission path；
Data transmission module, for utilizing when there is the data to be transmitted for the transmission conditions for meeting the transmission path
Data to be transmitted described in the transmission path.
In order to solve the above technical problems, the present invention also provides a kind of data based on high speed signal switching chip to transmit dress
It sets, comprising:
Memory, for storing computer program；
Processor realizes any of the above-described kind of number based on high speed signal switching chip when for executing the computer program
The step of according to transmission method.
In order to solve the above technical problems, the present invention also provides a kind of computer readable storage medium, it is described computer-readable
Computer program is stored on storage medium, the computer program realizes that any of the above-described kind is based on high speed when being executed by processor
Signal switches the step of data transmission method of chip.
A kind of data transmission method based on high speed signal switching chip provided by the invention, by obtaining in advance and target
High speed signal switching chip is provided with the chip interface of the high speed signal switching chip of physical couplings and the cpu i/f of CPU；
Wherein, high speed signal switching chip and CPU belong to same processing end, and switch according to default rule of communication in targeted cache signal
The communication connection relationship of chip interface and cpu i/f is set in chip, obtains transmission path；When in the presence of the biography for meeting transmission path
When the data to be transmitted of defeated condition, transmission path data to be transmitted is utilized.Switched in the prior art by high speed signal
On the basis of chip and CPU directly carry out data transmission, this method further passes through targeted cache signal switching chip and increases
High speed signal switches the transmission path between chip and CPU, so as to improve the data transmission efficiency between GPU and CPU.
In order to solve the above technical problems, the present invention also provides a kind of data based on high speed signal switching chip to transmit dress
It sets and computer readable storage medium, all has above-mentioned beneficial effect.
Detailed description of the invention
It in order to illustrate the embodiments of the present invention more clearly or the technical solution of the prior art, below will be to embodiment or existing
Attached drawing needed in technical description is briefly described, it should be apparent that, the accompanying drawings in the following description is only this hair
Bright some embodiments for those of ordinary skill in the art without creative efforts, can be with root
Other attached drawings are obtained according to the attached drawing of offer.
Fig. 1 is a kind of structural schematic diagram for HPC that the prior art proposes；
Fig. 2 is a kind of process of data transmission method for switching chip based on high speed signal provided in an embodiment of the present invention
Figure；
Fig. 3 is a kind of signal of data transmission method for switching chip based on high speed signal provided in an embodiment of the present invention
Figure；
Fig. 4 is a kind of structure of data transmission device for switching chip based on high speed signal provided in an embodiment of the present invention
Figure；
Fig. 5 is the structure of another data transmission device for switching chip based on high speed signal provided in an embodiment of the present invention
Figure.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
The core of the embodiment of the present invention is to provide a kind of data transmission method based on high speed signal switching chip, Neng Gouti
Data transmission efficiency in high same processing end between GPU and CPU；Another core of the invention is to provide a kind of based on high speed letter
Number switching chip data transmission device and computer readable storage medium, all have above-mentioned beneficial effect.
It is right with reference to the accompanying drawings and detailed description in order to make those skilled in the art more fully understand the present invention program
The present invention is described in further detail.
Fig. 2 is a kind of process of data transmission method for switching chip based on high speed signal provided in an embodiment of the present invention
Figure；Fig. 3 is a kind of schematic diagram of data transmission method for switching chip based on high speed signal provided in an embodiment of the present invention.Such as figure
Shown in 2 and Fig. 3, it is a kind of based on high speed signal switching chip data transmission method include:
S10: it obtains the high speed signal that targeted cache signal switching chip is provided with physical couplings in advance and switches core
The chip interface of piece and the cpu i/f of CPU；Wherein, high speed signal switching chip and CPU belong to same processing end.
Firstly the need of explanation, in the same processing end, CPU, the high speed signal being connected with CPU switching chip and
The GPU being connected with high speed signal switching chip.In the present embodiment, as shown, presetting and being in same processing end
High speed signal switching chip SW0 and CPU0 physical connection targeted cache signal switch chip SW2.Also, other real
It applies in mode, it is corresponding there may be multiple processing ends being connected with targeted cache signal switching chip, need to obtain each place
The chip interface and CPU of the switching chip that physical couplings are provided with targeted cache signal switching chip in reason end
Cpu i/f.
S20: the logical of chip interface and cpu i/f is set in targeted cache signal switching chip according to default rule of communication
Believe connection relationship, obtains transmission path.
Specifically, get with targeted cache signal switching chip be provided with each interface of physical couplings after,
The communication connection that chip interface and cpu i/f is then arranged in targeted cache signal switching chip according to default rule of communication is closed
System, obtains transmission path.Specifically, default rule of communication can be actual transmission requirement and coffret rule, this reality
It applies example and does not do specific restriction to this.As shown in connection with fig. 3, by the way that the communication connection relationship of chip interface and cpu i/f is arranged, because
This, can increase the transmission path of GPU1-SW0-SW2-CPU0 newly on the basis of original transmission path GPU1-SW0-CPU0.
S30: to be transmitted using transmission path when there is the data to be transmitted for the transmission conditions for meeting transmission path
Data.
It should be noted that after a plurality of transmission path is provided, when there are data to be transmitted, if desired using setting
The transmission path set out the data to be transmitted then needs to prejudge whether the data to be transmitted meets the transmission path
Transmission conditions then utilize the transmission path data to be transmitted in the case where meeting condition.
This hair embodiment provide it is a kind of based on high speed signal switching chip data transmission method, by obtain in advance with
Targeted cache signal switching chip is provided with the chip interface of the high speed signal switching chip of physical couplings and the CPU of CPU
Interface；Wherein, high speed signal switching chip and CPU belong to same processing end；And believe according to default rule of communication in targeted cache
Number switching chip in be arranged chip interface and cpu i/f communication connection relationship, obtain transmission path；Meet transmission road when existing
When the data to be transmitted of the transmission conditions of diameter, transmission path data to be transmitted is utilized.Believed in the prior art by high speed
Number switching chip and on the basis of CPU directly carries out data transmission, this method further passes through targeted cache signal switching chip
The transmission path between high speed signal switching chip and CPU is increased, so as to improve the transmission of the data between GPU and CPU
Efficiency.
On the basis of the above embodiments, the present embodiment has made further instruction and optimization to technical solution, specifically,
In the data to be transmitted for the transmission conditions for meeting transmission path when presence, after transmission path data to be transmitted,
Further comprise:
Record the number in preset time period using transmission path data to be transmitted.
In view of being from more when there are data to be transmitted since there are a plurality of transmission paths in the present embodiment
A transmission paths are selected in transmission paths to be transmitted.That is, the service condition of each transmission path may be not
With.Therefore, the present embodiment is by being further arranged preset time period, and records in preset time period and passed using each transmission path
The number of defeated data to be transmitted is convenient for technical staff so as to obtain the frequency carried out data transmission using each transmission path
Analyze the service efficiency of each transmission path.
On the basis of the above embodiments, the present embodiment has made further instruction and optimization to technical solution, specifically,
Obtain the chip interface for being provided with the high speed signal switching chip of physical couplings with targeted cache signal switching chip in advance
With the cpu i/f of CPU specifically:
Obtain the high speed signal switching chip for being provided with physical couplings with targeted cache signal switching chip in advance
Multiple cpu i/fs of multiple chip interfaces and CPU；
It is corresponding, chip interface and cpu i/f are set in targeted cache signal switching chip according to default rule of communication
Communication connection relationship, obtain the process of transmission path, specifically include:
According to the corresponding relationship of chip interface and cpu i/f, switch core in targeted cache signal according to default rule of communication
The communication connection relationship of multiple chip interfaces and multiple cpu i/fs is set in piece, obtains a plurality of transmission path.
Specifically, in the present embodiment, by advance high speed signal switch chip and targeted cache signal switch chip it
Between a plurality of physical connection is set, a plurality of physical connection is set between CPU and targeted cache signal switching chip, is then obtained high
Multiple chip interfaces of fast signal switching chip, and obtain multiple cpu i/fs of CPU.Further according to chip interface and cpu i/f
Corresponding relationship, according to default rule of communication targeted cache signal switching chip in multiple chip interfaces and multiple CPU are set
The communication connection relationship of interface, obtains a plurality of transmission path.
As preferred embodiment, the chip interface quantity of high speed signal switching chip and the cpu i/f quantity of CPU are equal
It is two.
In the present embodiment, the chip interface quantity of high speed signal switching chip and the cpu i/f quantity of CPU are two
It is a, therefore according to the corresponding relationship of chip interface and cpu i/f, two corresponding transmission paths can be set.It can either utilize
Each data to be transmitted of different transmission paths, the crosstalk that data opposite can be avoided to transmit；And it opposite can avoid
More transmission paths causes the cumbersome of transmission process.
On the basis of the above embodiments, the present embodiment has made further instruction and optimization to technical solution, specifically,
When there is the data to be transmitted for the transmission conditions for meeting transmission path, using the process of transmission path data to be transmitted,
It specifically includes:
When data to be transmitted identical in the presence of data type corresponding with transmission path, control data to be transmitted passes through biography
It is transmitted in defeated path.
It is understood that in specific implementation, can be the number that can be transmitted by the way that variant transmission path is arranged
According to type, when there are data to be transmitted, by determining the data type of data to be transmitted, it is used for transmission with determination to be transmitted
The object transmission path of data.So, data to be transmitted is shunted by data type, data biography can be further increased
Defeated efficiency.
Above for a kind of embodiment of the method for the data transmission based on high speed signal switching chip provided by the invention
It is described in detail, the present invention also provides a kind of data biographies based on high speed signal switching chip corresponding with this method
Defeated device and computer readable storage medium, due to the embodiment of device and computer readable storage medium part and method part
Embodiment mutually correlate, therefore the embodiment of device and computer readable storage medium part refers to the implementation of method part
The description of example, wouldn't repeat here.
Fig. 4 is a kind of structure of data transmission device for switching chip based on high speed signal provided in an embodiment of the present invention
Figure, as shown in figure 4, a kind of data transmission device based on high speed signal switching chip includes:
Interface obtains module 41, and targeted cache signal switching chip is provided with physical couplings in advance for obtaining
High speed signal switches the chip interface of chip and the cpu i/f of CPU；Wherein, high speed signal switching chip and CPU belong to same place
Manage end；
Path setup module 42, for setting chip to connect in targeted cache signal switching chip according to default rule of communication
The communication connection relationship of mouth and cpu i/f, obtains transmission path；
Data transmission module 43, for utilizing biography when there is the data to be transmitted for the transmission conditions for meeting transmission path
Defeated path transmission data to be transmitted.
Data transmission device provided in an embodiment of the present invention based on high speed signal switching chip has above-mentioned based on high speed
Signal switches the beneficial effect of the data transmission method of chip.
Fig. 5 is the structure of another data transmission device for switching chip based on high speed signal provided in an embodiment of the present invention
Figure, as shown in figure 5, a kind of data transmission device based on high speed signal switching chip includes:
Memory 51, for storing computer program；
Processor 52 is realized when for executing computer program such as the above-mentioned data transmission based on high speed signal switching chip
The step of method.
Data transmission device provided in an embodiment of the present invention based on high speed signal switching chip has above-mentioned based on high speed
Signal switches the beneficial effect of the data transmission method of chip.
In order to solve the above technical problems, the present invention also provides a kind of computer readable storage medium, computer-readable storage
It is stored with computer program on medium, is realized when computer program is executed by processor and chip is switched based on high speed signal as above-mentioned
Data transmission method the step of.
Computer readable storage medium provided in an embodiment of the present invention, with the above-mentioned number based on high speed signal switching chip
According to the beneficial effect of transmission method.
It above can to data transmission method, device and the computer provided by the present invention based on high speed signal switching chip
Storage medium is read to be described in detail.Specific embodiment used herein carries out the principle of the present invention and embodiment
It illustrates, the above description of the embodiment is only used to help understand the method for the present invention and its core ideas.It should be pointed out that for this
For the those of ordinary skill of technical field, without departing from the principle of the present invention, the present invention can also be carried out several
Improvement and modification, these improvements and modifications also fall within the scope of protection of the claims of the present invention.
Each embodiment is described in a progressive manner in specification, the highlights of each of the examples are with other realities
The difference of example is applied, the same or similar parts in each embodiment may refer to each other.For device disclosed in embodiment
Speech, since it is corresponded to the methods disclosed in the examples, so being described relatively simple, related place is referring to method part illustration
?.
Professional further appreciates that, unit described in conjunction with the examples disclosed in the embodiments of the present disclosure
And algorithm steps, can be realized with electronic hardware, computer software, or a combination of the two, in order to clearly demonstrate hardware and
The interchangeability of software generally describes each exemplary composition and step according to function in the above description.These
Function is implemented in hardware or software actually, the specific application and design constraint depending on technical solution.Profession
Technical staff can use different methods to achieve the described function each specific application, but this realization is not answered
Think beyond the scope of this invention.
Claims (8)
1. a kind of data transmission method based on high speed signal switching chip characterized by comprising
Obtain the chip for being provided with the high speed signal switching chip of physical couplings with targeted cache signal switching chip in advance
The cpu i/f of interface and CPU；Wherein, the high speed signal switching chip and the CPU belong to same processing end；
The chip interface and the cpu i/f are set in targeted cache signal switching chip according to default rule of communication
Communication connection relationship, obtain transmission path；
When exist meet the transmission path transmission conditions data to be transmitted when, using described in the transmission path to
Transmit data.
2. the method according to claim 1, wherein described when in the presence of the transmission item for meeting the transmission path
When the data to be transmitted of part, after data to be transmitted described in the transmission path, further comprise:
It records and utilizes the number of data to be transmitted described in the transmission path in preset time period.
3. the method according to claim 1, wherein the acquisition is set with targeted cache signal switching chip in advance
It is equipped with the chip interface of the high speed signal switching chip of physical couplings and the cpu i/f of CPU specifically:
It obtains the high speed signal that targeted cache signal switching chip is provided with physical couplings in advance and switches core
Multiple chip interfaces of piece and multiple cpu i/fs of the CPU；
It is corresponding, it is described according to default rule of communication the targeted cache signal switching chip in be arranged the chip interface and
The communication connection relationship of the cpu i/f, obtains the process of transmission path, specifically includes:
It is high in the target according to the default rule of communication according to the corresponding relationship of the chip interface and the cpu i/f
The communication connection relationship of multiple chip interfaces and multiple cpu i/fs is set in fast signal switching chip, is obtained a plurality of
The transmission path.
4. the method according to claim 1, wherein the high speed signal switching chip chip interface quantity and
The cpu i/f quantity of the CPU is two.
5. method according to any one of claims 1 to 4, which is characterized in that it is described when exist meet the transmission path
Transmission conditions data to be transmitted when, using the process of data to be transmitted described in the transmission path, specifically include:
When the data to be transmitted identical in the presence of data type corresponding with the transmission path, the number to be transmitted is controlled
It is transmitted according to by the transmission path.
6. a kind of data transmission device based on high speed signal switching chip characterized by comprising
Interface obtains module, believes for obtaining the high speed that targeted cache signal switching chip is provided with physical couplings in advance
Number switching chip chip interface and CPU cpu i/f；Wherein, the high speed signal switching chip and the CPU belong to same
Processing end；
Path setup module, for the chip to be arranged in targeted cache signal switching chip according to default rule of communication
The communication connection relationship of interface and the cpu i/f, obtains transmission path；
Data transmission module, for when there is the data to be transmitted for the transmission conditions for meeting the transmission path, using described
Data to be transmitted described in transmission path.
7. a kind of data transmission device based on high speed signal switching chip characterized by comprising
Memory, for storing computer program；
Processor is realized when for executing the computer program and is based on high speed signal as described in any one of claim 1 to 5
The step of switching the data transmission method of chip.
8. a kind of computer readable storage medium, which is characterized in that be stored with computer on the computer readable storage medium
Program is realized when the computer program is executed by processor and is cut as described in any one of claim 1 to 5 based on high speed signal
The step of changing the data transmission method of chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910555038.8A CN110377537A (en) | 2019-06-25 | 2019-06-25 | A kind of data transmission method, device and medium based on high speed signal switching chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910555038.8A CN110377537A (en) | 2019-06-25 | 2019-06-25 | A kind of data transmission method, device and medium based on high speed signal switching chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110377537A true CN110377537A (en) | 2019-10-25 |
Family
ID=68249334
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910555038.8A Pending CN110377537A (en) | 2019-06-25 | 2019-06-25 | A kind of data transmission method, device and medium based on high speed signal switching chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110377537A (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102480413A (en) * | 2010-11-24 | 2012-05-30 | 中兴通讯股份有限公司 | Digital microwave equipment, network and network management data transmission method |
| CN103401846A (en) * | 2013-07-15 | 2013-11-20 | 杭州华为数字技术有限公司 | Data processing method, protocol conversion equipment and Internet |
| CN105022716A (en) * | 2015-06-24 | 2015-11-04 | 浪潮电子信息产业股份有限公司 | Multi-data link GPU server |
| CN106569969A (en) * | 2016-10-19 | 2017-04-19 | 曙光信息产业(北京)有限公司 | Server |
| CN106776455A (en) * | 2016-12-13 | 2017-05-31 | 郑州云海信息技术有限公司 | A kind of method and device of many GPU communications of unit |
| CN108845970A (en) * | 2018-05-30 | 2018-11-20 | 郑州云海信息技术有限公司 | A kind of device and method of free switching GPU topology server |
-
2019
- 2019-06-25 CN CN201910555038.8A patent/CN110377537A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102480413A (en) * | 2010-11-24 | 2012-05-30 | 中兴通讯股份有限公司 | Digital microwave equipment, network and network management data transmission method |
| CN103401846A (en) * | 2013-07-15 | 2013-11-20 | 杭州华为数字技术有限公司 | Data processing method, protocol conversion equipment and Internet |
| CN105022716A (en) * | 2015-06-24 | 2015-11-04 | 浪潮电子信息产业股份有限公司 | Multi-data link GPU server |
| CN106569969A (en) * | 2016-10-19 | 2017-04-19 | 曙光信息产业(北京)有限公司 | Server |
| CN106776455A (en) * | 2016-12-13 | 2017-05-31 | 郑州云海信息技术有限公司 | A kind of method and device of many GPU communications of unit |
| CN108845970A (en) * | 2018-05-30 | 2018-11-20 | 郑州云海信息技术有限公司 | A kind of device and method of free switching GPU topology server |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110401466A (en) | A kind of data transmission method, device and medium based on high speed signal switching chip | |
| CN104322033B (en) | The physical link of the first agreement is controlled using the expanded function structure of second protocol | |
| CN108696569A (en) | The system and method that data replicate are provided in NVMe-oF Ethernets SSD | |
| CN102185833B (en) | Fiber channel (FC) input/output (I/O) parallel processing method based on field programmable gate array (FPGA) | |
| CN110309088B (en) | ZYNQ FPGA chip, data processing method thereof and storage medium | |
| CN109547357A (en) | Transmission method, device, equipment and the medium of data information in a kind of storage system | |
| CN107368583A (en) | A kind of method and system of more cluster information inquiries | |
| CN110119304B (en) | Interrupt processing method and device and server | |
| CN111611187B (en) | Universal protocol conversion bridge and SoC for CHI bus | |
| CN101599004A (en) | SATA controller based on FPGA | |
| CN105518641A (en) | Method, device, and system for peer-to-peer data replication and method, device, and system for master node switching | |
| US9411656B2 (en) | Load balance connections per server in multi-core/multi-blade system | |
| CN107682460A (en) | A kind of distributed storage trunked data communication method and system | |
| CN107070709A (en) | A kind of NFV implementation methods based on bottom NUMA aware | |
| CN107124469A (en) | A kind of clustered node communication means and system | |
| CN104021097A (en) | Data transmission method and device and direct memory access | |
| CN102510403B (en) | Receive and the cluster distributed system and method for real-time analysis for vehicle data | |
| CN103577469B (en) | Database connection multiplexing method and apparatus | |
| US20200134431A1 (en) | Calculation unit, calculation system and control method for calculation unit | |
| CN110377539A (en) | A kind of data transmission method, device and medium based on high speed signal switching chip | |
| CN102567123B (en) | Computer communication and connection method and system | |
| CN107168903A (en) | A kind of non-volatile memory medium | |
| CN110377537A (en) | A kind of data transmission method, device and medium based on high speed signal switching chip | |
| CN106657350A (en) | Data replication method and device | |
| CN110389928A (en) | A kind of data transmission method, device and medium based on high speed signal switching chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191025 |
|
| RJ01 | Rejection of invention patent application after publication |