CN110311697B - Remote data concentrator - Google Patents
Remote data concentrator Download PDFInfo
- Publication number
- CN110311697B CN110311697B CN201910564030.8A CN201910564030A CN110311697B CN 110311697 B CN110311697 B CN 110311697B CN 201910564030 A CN201910564030 A CN 201910564030A CN 110311697 B CN110311697 B CN 110311697B
- Authority
- CN
- China
- Prior art keywords
- arinc429
- data
- receiving
- arinc825
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q1/00—Details of selecting apparatus or arrangements
- H04Q1/02—Constructional details
- H04Q1/028—Subscriber network interface devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
Abstract
The invention discloses a remote data concentrator, which comprises ARINC429 data receiving logic, an ARINC429 receiving FIFO, an ARINC429 double-port BRAM and a data flow direction control module, wherein the ARINC429 data receiving logic is used for storing a data frame into the ARINC429 receiving FIFO; the data flow direction control module is used for judging whether an ARINC429 data frame exists in an ARINC429 receiving FIFO or not, if so, reading the data frame, storing the data into a corresponding cache address of an ARINC429 double-port BRAM according to a tag number in the data frame, and giving out an identifier that the corresponding tag number has the data to upper-layer software; when the data flow direction control module receives a data frame request of upper layer software to a certain label number, the data frame is read from the corresponding cache address of ARINC429 double-port BRAM and transmitted to the upper layer software. The invention shortens the forwarding time of the upper layer software.
Description
Technical Field
The invention relates to the field of avionic products, in particular to a remote data concentrator, which improves the data forwarding efficiency by changing a cache structure.
Background
Remote Data Concentrators (RDCs), originally proposed by boeing, are currently widely used in avionics systems, such as civil aircraft and transport aircraft, and both a380 and B737 use this technology. In the context of the highly integrated avionics (IMA architecture) of aircraft, more and more aircraft employ remote data interface units as important data nodes at various locations throughout the aircraft, which replace conventional dedicated signal lines and facilitate device separation, minimize the wiring and weight of subsystems, sensors and effectors, facilitate system updates, and are of great significance in the aspects of reliability, maintainability, versatility, etc. of the aircraft system.
The RDC product includes ARINC429 and ARINC825 communication interfaces, and when receiving data, the bottom layer FPGA logic temporarily buffers the received data in the FPGA for the CPU software to read.
The ARINC429 has multiple paths of data receiving, each path of received data corresponds to ARINC429 data with multiple label numbers, and a path is required to be transmitted according to a certain period in the forwarding requirement of the RDC product
Certain label number data in ARINC429 data are forwarded. Referring to fig. 1, the conventional RDC product only allocates one FIFO buffer for each way of ARINC429 data, which increases the difficulty for the upper layer software to obtain a specific label number data at a certain time.
The same ARINC825 also has multiplex transmission, each path of received data corresponds to ARINC825 data with a plurality of ID numbers, and a path of received data is required to be transmitted according to a certain period in the forwarding requirement of RDC products
Data of a specific ID number in ARINC825 data is forwarded. The traditional RDC product only configures one FIFO buffer for each way of ARINC825 data, which increases the difficulty of CPU software to obtain a certain ID number data at a certain time.
Civil aircrafts C919 independently designed in China largely use remote data interface units, but all the products are derived from foreign shelf products and have opaque internal design, which is not beneficial to independent controllability of the aviation industry. The invention relies on a certain civil transport project, designs and realizes a high-reliability, strong-universality and configurable remote data interface unit on the premise that the integral avionics system adopts an IMA architecture, and realizes real-time conversion and forwarding among various data.
Disclosure of Invention
The invention aims to provide a remote data concentrator, which enables upper-layer application software to acquire data in time by perfecting bottom-layer logic, reduces the complexity and scheduling of the application software, shortens the forwarding time of the application software and improves the forwarding performance of RDC products.
The invention aims to be realized by the following technical scheme:
a remote data concentrator comprises an ARINC429 logic module, an ARINC429 logic module comprises a plurality of ARINC429 receiving modules, each ARINC429 receiving module is used for receiving one path of ARINC429 data, the ARINC429 receiving module comprises ARINC429 data receiving logic, an ARINC429 receiving FIFO, an ARINC429 double-port BRAM and a data flow direction control module;
ARINC429 data receiving logic is used for receiving ARINC429 data frames from an ARINC429 bus and storing the ARINC429 data frames into an ARINC429 receiving FIFO;
the ARINC429 double-port BRAM is divided into a plurality of buffers, and each buffer address corresponds to a tag number in an ARINC429 data frame;
the data flow direction control module is used for judging whether an ARINC429 data frame exists in an ARINC429 receiving FIFO or not, if yes, reading the ARINC429 data frame, storing data into a corresponding cache address of an ARINC429 double-port BRAM according to a tag number in the ARINC429 data frame, and giving a mark that the corresponding tag number has the data to upper-layer software; when the data flow direction control module receives an ARINC429 data frame request of upper-layer software to a certain label number, the ARINC429 data frame is read from a corresponding cache address of the ARINC429 double-port BRAM and is transmitted to the upper-layer software.
The ARINC429 logic module also comprises an ARINC429 transmitting module, the ARINC429 transmitting module comprises an ARINC429 transmitting FIFO and ARINC429 data transmitting logic, and the ARINC429 data transmitting logic is used for firstly judging whether an ARINC429 data frame stored by upper-layer software exists in the ARINC429 transmitting FIFO or not, and if so, reading and transmitting the data frame to an ARINC429 bus.
The remote data concentrator also comprises an ARINC825 communication module, wherein the ARINC825 communication module comprises an ARINC825 receiving data control module, a receiving status register and an ARINC825 dual-port BRAM;
the ARINC825 dual-port BRAM is divided into a plurality of buffers, and each buffer address is used for storing a CAN extended frame;
the ARINC825 receives a data control module to fill a CAN extended frame received from an external protocol chip into a cache address in an ARINC825 dual-port BRAM, and a register mark corresponding to the cache address in a receiving status register is marked to have data and an ID number filled in the CAN extended frame; when the upper layer software takes data from a certain cache address in the receiving cache dual-port BRAM, the ARINC825 receiving data control module marks a register corresponding to the cache address in the receiving status register as no data.
The ARINC825 communication module also comprises an ARINC825 transmission data control module and an ARINC825 transmission data buffer FIFO;
the ARINC825 data transmission control module is used for firstly judging whether CAN extended frames stored by upper-layer software exist in an ARINC825 data transmission cache FIFO or not, and if yes, reading and transmitting the CAN extended frames to an external protocol chip.
The invention has the beneficial effects that:
the invention provides a design realization method and an idea for functions of the intelligent RDC and other remote interface products, and has stronger universality on the premise of ensuring reliability and safety. The ARINC429 logic module and the ARINC825 communication module are used as bottom-layer logic to perfect the logic modules, so that the data can be acquired by upper-layer application software in time, the complexity and the scheduling of the application software are reduced, the forwarding time of the application software is shortened, and the forwarding performance of an RDC product is improved.
Drawings
Fig. 1 is a schematic diagram illustrating a transceiving principle of an ARINC429 interface in a conventional remote data concentrator.
Fig. 2 is a schematic block diagram of a single-way ARINC429 reception in a remote data concentrator in accordance with an embodiment.
Fig. 3 is a schematic block diagram of multiple ARINC429 reception in a remote data concentrator in accordance with an embodiment.
Fig. 4 is a schematic block diagram of ARINC825 transceiving in the remote data concentrator according to the embodiment.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples.
The underlying modules of the remote data concentrator shown in this embodiment include ARINC429 logic modules and ARINC825 communications modules.
The ARINC429 logic module comprises a plurality of ARINC429 receiving modules, as shown in fig. 2, each ARINC429 receiving module is used for receiving one path of ARINC429 data, and the ARINC429 receiving module comprises ARINC429 data receiving logic, an ARINC429 receiving FIFO, an ARINC429 dual-port BRAM and a data flow direction control module.
The ARINC429 data receiving logic is configured to receive the ARINC429 data frame on the ARINC429 bus and store the ARINC429 data frame into the ARINC429 receive FIFO.
The ARINC429 double-port BRAM is internally divided into 256 address buffer areas according to the label number (label number) of each way of ARINC429, the size of each buffer area is 16, and each buffer address corresponds to one label number in sequence.
The data flow direction control module is used for judging whether an ARINC429 data frame exists in an ARINC429 receiving FIFO or not, if yes, reading the ARINC429 data frame, storing data into a corresponding cache address of an ARINC429 double-port BRAM according to a tag number in the ARINC429 data frame, and giving a mark that the corresponding tag number has the data to upper-layer software; when the data flow direction control module receives an ARINC429 data frame request of upper-layer software to a certain label number, the ARINC429 data frame is read from a corresponding cache address of the ARINC429 double-port BRAM and is transmitted to the upper-layer software.
For upper-layer software, it can be seen that 256 fifo with a depth of 16 are set inside the ARINC429 logic module for each channel, and each fifo corresponds to data of one cable number.
When instantiating the multi-path ARINC429 receiving module, the logic design block diagram is as shown in fig. 3, a channel switching module is added at the interface with the AXI bus, and upper layer software can switch and read the data flag of each path through the channel switching module, so as to enable the label number which is supposed to be read, to read the data of different label numbers of different channels.
The entire ARINC429 receive logic module may be configured to receive data by channel number or by label number.
The ARINC429 logic module also comprises an ARINC429 transmitting module, the ARINC429 transmitting module is similar to a traditional ROC product and comprises an ARINC429 transmitting FIFO and ARINC429 data transmitting logic, and the ARINC429 data transmitting logic is used for judging whether an ARINC429 data frame stored by upper-layer software is arranged in the ARINC429 transmitting FIFO or not, and reading and transmitting the data frame to an ARINC429 bus if the ARINC429 data frame is arranged in the ARINC429 transmitting FIFO.
Design block diagram of ARINC825 communication module as shown in fig. 4, the ARINC825 communication module comprises an ARINC825 receiving data control module, a receiving status register and ARINC825 dual port BRAM, an ARINC825 transmitting data control module and an ARINC825 transmitting data buffer FIFO.
The ARINC825 communication module supports two modes of operation. The selection may be configured by an upper layer software write command.
In the first mode, the upper layer software can control the SJA1000 protocol chip in real time. The ARINC825 communication module only performs read-write time sequence processing on the control signal, and ensures that no problem exists in reading and writing data between upper-layer software and a protocol chip.
In the second mode, the ARINC825 communication module directly controls the protocol chip to transmit and receive data, and upper-layer software buffers the data to be transmitted and received in the ARINC825 communication module. Firstly, after being powered on, an ARINC825 communication module works in a first mode by default, and upper-layer software directly controls a protocol chip to carry out initialization operation; then the upper software sets up the logic to switch over to under the second kind of mode; when data is to be sent, the main control software fills data to be sent into an ARINC825 data sending buffer FIFO (bit width 104bit, depth 32) according to a fixed format, the ARINC825 data sending control module firstly judges whether the ARINC825 data sending buffer FIFO has a CAN extended frame stored in upper layer software, and if the CAN extended frame exists, the data is read out and sent to an external protocol chip. When receiving data, the ARINC825 receiving data control module fills the CAN extended frame received from the external protocol chip into a cache address in the ARINC825 dual-port BRAM; the ARINC825 double-port BRAM defines 50 cache addresses, each cache address has a data bit width of 104 bits and CAN support the storage of a complete CAN extended frame, when a certain cache address is filled with data, the ARINC825 receives the register mark of the data control module corresponding to the cache address in the receiving state register and is marked to have data and an ID number filled with the CAN extended frame; when the upper layer software takes data from a certain cache address in the receiving cache dual-port BRAM, the ARINC825 receiving data control module marks a register corresponding to the cache address in the receiving status register as no data.
It should be understood that equivalents and modifications of the technical solution and inventive concept thereof may occur to those skilled in the art, and all such modifications and alterations should fall within the scope of the appended claims.
Claims (3)
1. A remote data concentrator comprises an ARINC429 logic module and an ARINC825 communication module, wherein the ARINC429 logic module comprises a plurality of ARINC429 receiving modules, each ARINC429 receiving module is used for receiving one path of ARINC429 data, and the ARINC825 communication module comprises an ARINC825 receiving data control module, a receiving status register and an ARINC825 dual-port BRAM; the method is characterized in that:
the ARINC429 receiving module comprises ARINC429 data receiving logic, an ARINC429 receiving FIFO, an ARINC429 double-port BRAM and a data flow direction control module, wherein the ARINC429 data receiving logic is used for receiving an ARINC429 data frame from an ARINC429 bus and storing the ARINC429 data frame into the ARINC429 receiving FIFO;
the ARINC429 double-port BRAM is divided into a plurality of buffers, and each buffer address corresponds to a tag number in an ARINC429 data frame;
the data flow direction control module is used for judging whether an ARINC429 data frame exists in an ARINC429 receiving FIFO or not, if yes, reading the ARINC429 data frame, storing data into a corresponding cache address of an ARINC429 double-port BRAM according to a tag number in the ARINC429 data frame, and giving a mark that the corresponding tag number has the data to upper-layer software; when the data flow direction control module receives an ARINC429 data frame request of upper-layer software to a certain label number, reading an ARINC429 data frame from a corresponding cache address of an ARINC429 double-port BRAM and transmitting the ARINC429 data frame to the upper-layer software;
the ARINC825 dual-port BRAM is divided into a plurality of buffers, and each buffer address is used for storing a CAN extended frame;
the ARINC825 receives a data control module to fill a CAN extended frame received from an external protocol chip into a cache address in an ARINC825 dual-port BRAM, and a register mark corresponding to the cache address in a receiving status register is marked to have data and an ID number filled in the CAN extended frame; when the upper layer software takes data from a certain cache address in the receiving cache dual-port BRAM, the ARINC825 receiving data control module marks a register corresponding to the cache address in the receiving status register as no data.
2. The remote data concentrator as claimed in claim 1 wherein the ARINC429 logic module further comprises an ARINC429 transmit module, the ARINC429 transmit module comprises an ARINC429 transmit FIFO and ARINC429 data transmit logic, the ARINC429 data transmit logic being configured to first determine whether there is an ARINC429 data frame stored in the ARINC429 transmit FIFO by upper layer software, and if so, to read and transmit the data frame to the ARINC429 bus.
3. The remote data concentrator as claimed in claim 1 wherein the ARINC825 communications module further comprises an ARINC825 transmit data control module and an ARINC825 transmit data buffer FIFO;
the ARINC825 data transmission control module is used for firstly judging whether CAN extended frames stored by upper-layer software exist in an ARINC825 data transmission cache FIFO or not, and if yes, reading and transmitting the CAN extended frames to an external protocol chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910564030.8A CN110311697B (en) | 2019-06-24 | 2019-06-24 | Remote data concentrator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910564030.8A CN110311697B (en) | 2019-06-24 | 2019-06-24 | Remote data concentrator |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110311697A CN110311697A (en) | 2019-10-08 |
CN110311697B true CN110311697B (en) | 2021-07-09 |
Family
ID=68077503
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910564030.8A Active CN110311697B (en) | 2019-06-24 | 2019-06-24 | Remote data concentrator |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110311697B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111488297B (en) * | 2020-04-02 | 2023-04-14 | 杭州迪普科技股份有限公司 | Method, device, electronic equipment and readable medium for accessing register |
CN112787857B (en) * | 2020-12-29 | 2023-07-25 | 中国航空工业集团公司西安飞机设计研究所 | Remote data concentrator data monitoring and fault positioning method |
CN113098673B (en) * | 2021-03-26 | 2023-03-31 | 中国航空无线电电子研究所 | Full duplex communication device based on serial link mirror image cache |
CN113852533B (en) * | 2021-09-27 | 2022-06-07 | 北京微纳星空科技有限公司 | Multi-channel data communication system and method and electronic equipment |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102098216A (en) * | 2010-12-21 | 2011-06-15 | 中国航空无线电电子研究所 | Avionics full duplex switched Ethernet (AFDX) protocol switching engine based on shared storage |
CN106027594A (en) * | 2015-03-30 | 2016-10-12 | 湾流航空航天公司 | Aircraft data networks |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103888375B (en) * | 2012-12-19 | 2018-07-17 | 研祥智能科技股份有限公司 | Communication means, device based on ARINC 429 and expansion interface |
CN103731331B (en) * | 2014-01-02 | 2017-03-22 | 中电科航空电子有限公司 | Airborne data sending method, airborne data receiving method, and data transmission device and system |
CN106549847B (en) * | 2016-12-16 | 2018-08-14 | 中国商用飞机有限责任公司北京民用飞机技术研究中心 | A kind of novel integrated modularization avionics system |
-
2019
- 2019-06-24 CN CN201910564030.8A patent/CN110311697B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102098216A (en) * | 2010-12-21 | 2011-06-15 | 中国航空无线电电子研究所 | Avionics full duplex switched Ethernet (AFDX) protocol switching engine based on shared storage |
CN106027594A (en) * | 2015-03-30 | 2016-10-12 | 湾流航空航天公司 | Aircraft data networks |
Also Published As
Publication number | Publication date |
---|---|
CN110311697A (en) | 2019-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110311697B (en) | Remote data concentrator | |
CN113391589B (en) | Unified access and protocol conversion integrated circuit board for heterogeneous equipment of unmanned aerial vehicle | |
CN108234337B (en) | SpaceWire bus router supporting host interface | |
US20040151170A1 (en) | Management of received data within host device using linked lists | |
CN102420877B (en) | Multi-mode high-speed intelligent asynchronous serial port communication module and realizing method thereof | |
CN101504633B (en) | Multi-channel DMA controller | |
CN104679702B (en) | Multipath high-speed serial interface controller | |
CN102185833B (en) | Fiber channel (FC) input/output (I/O) parallel processing method based on field programmable gate array (FPGA) | |
CN110109872B (en) | Unified storage management device for remote sensing satellite heterogeneous data | |
CN207718364U (en) | A kind of multichannel RS-422 serial ports expansion interfaces based on FPGA | |
CN110471880B (en) | ARINC429 bus module supporting Label number screening based on FPGA and data transmission method thereof | |
CN113691397B (en) | Low-delay 5G wireless transparent transmission method for industrial control data transmission | |
CN102023947B (en) | Direct interface method of institute of electrical and electronic engineers (IEEE) 1394 bus and high-speed intelligent unified bus | |
US9203895B1 (en) | System and method for lateral connection between interface devices with bypass of external network | |
CN101901199B (en) | Method and system for data transparent transmission | |
CN111444125A (en) | Expansion bus system | |
CN109710550B (en) | Double-cache-based RS422 data communication system with unfixed frame length | |
CN101122894A (en) | Asynchronous serial communication control device | |
CN101447988A (en) | A FPGA-based kilomega data communication card | |
CN104714832A (en) | Buffer management method used for airborne data network asynchronous data interaction area | |
US20040037292A1 (en) | Processing of received data within a multiple processor device | |
US7313146B2 (en) | Transparent data format within host device supporting differing transaction types | |
CN102147784B (en) | TACAN (Tactical Air Navigation) receiving system and high-speed intelligent unified bus interface method | |
CN108984324A (en) | FPGA hardware level of abstraction | |
CN108650160A (en) | A kind of bus bridge and its working method based on chain type port |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |