CN109828491A - Key circuit and key control device - Google Patents
Key circuit and key control device Download PDFInfo
- Publication number
- CN109828491A CN109828491A CN201910017301.8A CN201910017301A CN109828491A CN 109828491 A CN109828491 A CN 109828491A CN 201910017301 A CN201910017301 A CN 201910017301A CN 109828491 A CN109828491 A CN 109828491A
- Authority
- CN
- China
- Prior art keywords
- key
- port
- keys
- chip microcontroller
- pull
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
The invention discloses a kind of key circuits, the key circuit includes single-chip microcontroller and key module, single-chip microcontroller includes N number of for receiving the I/O port of key command, key module includes 2N key, the first end of each I/O port is connected with the switching switch for switching pull-up and drop-down, the second end of I/O port is correspondingly connected with the first end of two keys, the second end ground connection of one of two keys, and the second end of another key connects power supply.In the case where the available I/O port negligible amounts of single-chip microcontroller, the present invention can connect more keys compared to rank scanning formula key circuit, to meet higher number of keys demand.
Description
Technical field
The present invention relates to field of electronic devices, and in particular to a kind of key circuit and key control device.
Background technique
Current single-chip microcontroller connects key or connects 1 key using each IO, and which consuming I/O port is more or uses
The mode of rank scanning connects more keys using the purpose of rank scanning mode, to reach in the case where same I/O port
To the purpose for saving I/O port.
The single-chip microcontroller of rank scanning formula key circuit specifically includes N number of programmable I/O port, and wherein N1 I/O port connects line,
Remaining I/O port then connects alignment, and line is responsible for output, and alignment is responsible for input detection, and key is located at the crosspoint of line and alignment
On, when the button is pressed, the line of intersection point is connected with alignment, and the level on corresponding line or alignment changes, single
Piece machine can determine which key is pressed by detecting the level change.
When the available negligible amounts of I/O port, such as when the available I/O port quantity value of single-chip microcontroller is between 1~5, row
The number of keys that the key circuit of column scan formula can connect is equally also less.That is, single-chip microcontroller can with I/O port compared with
In the case where few, the key circuit of rank scanning formula can not meet higher number of keys demand.
Summary of the invention
The main purpose of the present invention is to provide a kind of key circuits, it is intended to solve existing key circuit in available I/O port
The problem of meeting higher number of keys demand is difficult in the case where less.
In order to solve the above technical problems, the present invention proposes a kind of key circuit, which includes single-chip microcontroller and key
Module, the single-chip microcontroller include N number of for receiving the I/O port of key command, and the key module includes 2N key, Mei Yisuo
The first end for stating I/O port is located inside the single-chip microcontroller, and the switching that the first end is connected with for switching pull-up and drop-down is opened
It closes, the second end of the I/O port is correspondingly connected with the first end of two keys, and the second end ground connection of one of two described keys is another described
The second end of key connects power supply, wherein N is positive integer.
Preferably, resistance is additionally provided between the power supply and the key of the connection power supply.
Preferably, the quantity of the I/O port is less than or equal to 8.
Preferably, when the quantity of the I/O port is more than or equal to 2, one is additionally provided between the second end of I/O port described in every two
Key.
The present invention also proposes a kind of key control device, which includes key circuit as described above.
The each I/O port of the present invention is correspondingly connected with two keys, and switching is pulled up and pulled down to I/O port by switching switch,
To realize that each I/O port can complete the detection to two keys, therefore, in the case where the available I/O port negligible amounts of single-chip microcontroller,
The present invention can connect more keys compared to rank scanning formula key circuit, thus meet higher number of keys demand,
That is, the present invention can save the quantity of I/O port under same number of keys demand.
Detailed description of the invention
Fig. 1 is the structural schematic diagram in one embodiment of key circuit of the present invention；
Fig. 2 is the structural schematic diagram in the another embodiment of key circuit of the present invention；
Fig. 3 is the structural schematic diagram in the another embodiment of key circuit of the present invention；
Fig. 4 is the structural schematic diagram in the another embodiment of key circuit of the present invention；
Fig. 5 is the structural schematic diagram in the another embodiment of key circuit of the present invention.
Specific embodiment
The embodiment of the present invention is described below in detail, examples of the embodiments are shown in the accompanying drawings, wherein from beginning to end
Same or similar label indicates same or similar element or element with the same or similar functions.Below with reference to attached
The embodiment of figure description is exemplary, it is intended to is used to explain the present invention, and is not considered as limiting the invention, based on this
Embodiment in invention, every other reality obtained by those of ordinary skill in the art without making creative efforts
Example is applied, shall fall within the protection scope of the present invention.
For the single-chip microcontroller with N number of I/O port, if using the key detection mode of traditional rank scanning, wherein
Number of keys that can be detected is that [N1 (N-N1)] is a, and wherein N1 is line quantity, and N-N1 is alignment quantity, with simplest 6
For the single-chip microcontroller of foot position, other than power supply, lower margin position, residue 4 IO, N=4, N1=2 then at most only support 4 keys.And
Present invention is generally directed to due to the limitation of the programmable I/O port quantity of single-chip microcontroller, cause to have less in existing key circuit
The single-chip microcontroller of I/O port is unable to satisfy more this problem of key demand, proposes a kind of key circuit, which being capable of base
In small number of I/O port, the detection to more keys is realized.
The present invention proposes a kind of key circuit, which includes single-chip microcontroller U1 and key module 1, and single-chip microcontroller U1 includes
N number of I/O port for being used to receive key command, key module 1 include 2N key, and the first end of each I/O port is located in single-chip microcontroller
Portion, for ease of description, hereinafter call I/O port inscribed one end be first end, the first end be connected with for switch pull-up and
The switching of drop-down switchs, and the second end of I/O port is external connection end, for ease of description, the external connection end for hereinafter calling I/O port is second
End, the second end are correspondingly connected with the first end of two keys, the second end ground connection of one of two keys, the second end connection of another key
Power supply, wherein N is positive integer.
Wherein, N number of I/O port refers to that I/O port quantity of the single-chip microcontroller U1 to receive key command is N number of.Switching switch
Both ends respectively connect pull-up resistor and pull down resistor, and pull-up resistor is connected to power supply, pull down resistor ground connection.List of the present invention
Piece machine U1 can be the single-chip microcontroller of built-in A/D converter, be also possible to the single-chip microcontroller without A/D converter.
As shown in Figure 1, key module 1 includes 2 keys (K1 and K2), and two keys are simultaneously as the quantity N=1 of I/O port
It is associated on I/O port, i.e. the first end of two keys is all connected with I/O port, and wherein the second end ground connection of key K1, the second end of key K2 connect
Connect power supply.When switching switch is connected with pull-up resistor, I/O port is internal pull-up, if detecting, I/O port is low level, is shown
Key K1 is pressed at this time；When switching switching to when being connected with pull down resistor, I/O port is internal drop-down, if detecting I/O port
For high level, then show that key K2 is pressed at this time.That is, the present embodiment only needs 1 when needing to be arranged 2 keys
A I/O port can be realized.And the key circuit of 1 key is detected for each I/O port, need 2 I/O ports；Rank scanning formula key
Circuit needs at least three I/O port.Therefore the key circuit of the present embodiment has at least saved 1 I/O port.
As shown in Fig. 2, respectively one switching of connection switchs two I/O ports (IO1 and IO2) as the quantity N=2 of I/O port,
Middle IO1 is correspondingly connected with switching switch S1, and IO2 is correspondingly connected with switching switch S2.Key module 1 then include 4 keys (K1, K2,
K3 and K4), two keys in parallel on each I/O port, for example the upper parallel connection key K3 of parallel connection key K1 and key K2, IO2 and pressed on IO1
Key K4.Wherein, the first end of key K1 and key K2 are all connected with IO1, and the second end ground connection of key K1, the second end of key K2
Connect power supply；Similarly, the first end of key K3 and key K4 are all connected with IO2, and the second end ground connection of key K3, key K4's
Second end connects power supply.When switching switch S1 is connected with pull-up resistor, IO1 is internal pull-up, if detecting, IO1 is low electricity
It is flat, then show that key K1 is pressed at this time；When switching switch S1, which is switched to, to be connected with pull down resistor, IO1 is internal drop-down, if
It detects that IO1 is high level, then shows that key K2 is pressed at this time.Similarly, when switching switch S2 is connected with pull-up resistor,
IO2 is internal pull-up, if detecting, IO2 is low level, shows that key K3 is pressed at this time；When switching switch S2 switch to and
When pull down resistor is connected, IO2 is internal drop-down, if detecting, IO2 is high level, shows that key K4 is pressed at this time.Also
It is to say, when needing to be arranged 3~4 keys, the present embodiment only needs 2 I/O ports can be realized.And for each I/O port detection 1
The key circuit of a key then needs 3~4 I/O ports；Rank scanning formula key circuit needs 4 I/O ports.Therefore the present embodiment
Key circuit saved 1~2 I/O port.
As shown in figure 3, three I/O ports (IO1, IO2 and IO3) respectively open by one switching of connection as the quantity N=3 of I/O port
It closes, wherein IO1 is correspondingly connected with switching switch S1, and IO2 is correspondingly connected with switching switch S2, and IO3 is correspondingly connected with switching switch S3.Key
Module 1 then includes 6 keys (K1, K2, K3, K4, K5 and K6), two keys of parallel connection on each I/O port, for example parallel connection is pressed on IO1
The upper parallel connection key K5 and key K6 of the upper parallel connection key K3 and key K4, IO3 of key K1 and key K2, IO2.That is, key K1 and key
The first end that the first end that the first end of K2 is all connected with IO1, key K3 and key K4 is all connected with IO2, key K5 and key K6 is equal
Connect IO3；And the second end of key K1, K3 and K5 are grounded, the second end of key K2, K4 and K6 are all connected with power supply.Work as switching
When switch S1 is connected with pull-up resistor, IO1 is internal pull-up, if detecting, IO1 is low level, show at this time key K1 by by
Under；When switching switch S1, which is switched to, to be connected with pull down resistor, IO1 is internal drop-down, if detecting, IO1 is high level, table
The bright K2 of key at this time is pressed.Similarly, when switching switch S2 is connected with pull-up resistor, IO2 is internal pull-up, if detecting
IO2 is low level, then shows that key K3 is pressed at this time；When switching switch S2, which is switched to, to be connected with pull down resistor, IO2 is interior
Subordinate draws, if detecting, IO2 is high level, shows that key K4 is pressed at this time.When switching switch S3 is connected with pull-up resistor
When, IO3 is internal pull-up, if detecting, IO3 is low level, shows that key K5 is pressed at this time；When switching switch S3 switching
To when being connected with pull down resistor, IO3 is internal drop-down, if detecting, IO3 is high level, shows that key K6 is pressed at this time.
That is, the present embodiment only needs 3 I/O ports can be realized when needing to be arranged 5~6 keys.And for each I/O port
The key circuit of 1 key is detected, then needs 5~6 I/O ports；Rank scanning formula key circuit needs 5 I/O ports.Therefore originally
The key circuit of embodiment has at least saved 2 I/O ports.
As shown in figure 4, as the quantity N=4 of I/O port, respectively one switching of connection of four I/O ports (IO1, IO2, IO3 and IO4)
Switch, wherein IO1 is correspondingly connected with switching switch S1, and IO2 is correspondingly connected with switching switch S2, and IO3 is correspondingly connected with switching switch S3,
IO4 is correspondingly connected with switching switch S4.Key module 1 then includes 8 keys (K1, K2, K3, K4, K5, K6, K7 and K8), each
Two keys in parallel on I/O port, for example, on IO1 on the upper parallel connection key K3 of parallel connection key K1 and key K2, IO2 and key K4, IO3 simultaneously
Join the upper parallel connection key K7 and key K8 of key K5 and key K6, IO4.That is, the first end of key K1 and key K2 are all connected with IO1,
The first end that the first end of key K3 and key K4 are all connected with IO2, key K5 and key K6 is all connected with IO3, key K7 and key
The first end of K8 is all connected with IO4；And the second end of key K1, K3, K5 and K7 are grounded, the second end of key K2, K4, K6 and K8
It is all connected with power supply.When switching switch S1 is connected with pull-up resistor, IO1 is internal pull-up, if detecting, IO1 is low level,
Show that key K1 is pressed at this time；When switching switch S1, which is switched to, to be connected with pull down resistor, IO1 is internal drop-down, if detection
It is high level to IO1, then shows that key K2 is pressed at this time.Similarly, when switching switch S2 is connected with pull-up resistor, IO2
For inside pull-up, if detecting, IO2 is low level, shows that key K3 is pressed at this time；When switching switch S2 is switched to under
When pull-up resistor is connected, IO2 is internal drop-down, if detecting, IO2 is high level, shows that key K4 is pressed at this time.Work as switching
When switch S3 is connected with pull-up resistor, IO3 is internal pull-up, if detecting, IO3 is low level, show at this time key K5 by by
Under；When switching switch S3, which is switched to, to be connected with pull down resistor, IO3 is internal drop-down, if detecting, IO3 is high level, table
The bright K6 of key at this time is pressed.When switching switch S4 is connected with pull-up resistor, IO4 is internal pull-up, if detecting, IO4 is low
Level then shows that key K7 is pressed at this time；When switching switch S4, which is switched to, to be connected with pull down resistor, IO4 is internal drop-down,
If detecting, IO4 is high level, shows that key K8 is pressed at this time.That is, when needing to be arranged 7~8 keys, this
Embodiment only needs 4 I/O ports can be realized.And the key circuit of 1 key is detected for each I/O port, then need 7~8
I/O port；Rank scanning formula key circuit needs 6 I/O ports.Therefore the key circuit of the present embodiment has at least saved 2 I/O ports.
Based on above embodiments it is found that the present invention can connect in the case where the available I/O port negligible amounts of single-chip microcontroller
More keys, that is to say, that under same number of keys demand, the present invention can save the quantity of I/O port, and every saving
One I/O port means to have saved the corresponding silicon wafer of an I/O port and packaging cost, from electronic market now to the huge of single-chip microcontroller
If amount demand considers, using key circuit of the invention, huge cost can be saved.In addition, key circuit of the invention is only
Single-chip microcontroller U1 is needed to control the pull-up and drop-down of each switching switch, and the detection for carrying out low and high level to each I/O port can be real
Now to the detection of each key, for the detection mode compared to rank scanning formula key circuit, use of the invention is more simple
Just.
In a preferred embodiment, as shown in Figure 1, Figure 2 and Figure 3, electricity is additionally provided between power supply and the key for connecting power supply
Hinder R1.Specifically, being equipped with resistance R1 between key K2, K4, K6, K8 and power supply, the value of resistance R1 can be 1K Ω, resistance R1
Effect be to prevent with by short circuit when 2 keys.
In a preferred embodiment, the quantity of I/O port is less than or equal to 8.
According to the description of above-mentioned all embodiments it is found that as the quantity N=7 of I/O port, the present invention be able to detect 14 by
Key, and determinant key circuit is able to detect 12 keys；As the quantity N=8 of I/O port, the present invention can connect 16 and press
Key, and determinant key circuit can also connect 16 keys, when the quantity of I/O port is greater than 8, such as when value is 9, this hair
It is bright to be able to detect 18 keys, and determinant key circuit is able to detect 20 keys.Therefore, the I/O port quantity of single-chip microcontroller U1 takes
For value in the range of 1 to 8, the present invention can save I/O port to greatest extent.
In a preferred embodiment, when the quantity of the I/O port of single-chip microcontroller is more than or equal to 2, the second end of every two I/O port it
Between be additionally provided with a key, i.e. the second end of two I/O port both ends that respectively connect the key.
In the present embodiment, the I/O port quantity of single-chip microcontroller U1 is more than or equal to two, by taking I/O port quantity N=4 as an example, such as Fig. 5 institute
Show, single-chip microcontroller U1 includes IO1, IO2, IO3 and IO4 tetra- I/O ports to receive key command, the first end of four I/O ports
It is separately connected tetra- switching switches of S1, S2, S3 and S4.The second end of IO1 is correspondingly connected with K1 and K2, and the second end of IO2 is corresponding to be connected
K3 and K4 are met, the second end of IO3 is correspondingly connected with K5 and K6, and the second end of IO4 is correspondingly connected with K7 and K8.Key K1, K3, K5 and K7
Ground connection, key K2, K4, K6 connect power supply with K8.In addition, being also connected with key K9 between IO4 and IO3, between IO4 and IO2 also
It is connected with key K10, key K11 is also connected between IO4 and IO1；Be also connected with key K12 between IO3 and IO2, IO3 with
Key K13 is also connected between IO1；Key K14 is connected between IO2 and IO1.
When switching switch S1 is connected with pull-up resistor, IO1 is internal pull-up, if detecting, IO1 is low level, is shown
Key K1 is pressed at this time；When switching switch S1, which is switched to, to be connected with pull down resistor, IO1 is internal drop-down, if detecting IO1
For high level, then show that key K2 is pressed at this time.Similarly, when switching switch S2 is connected with pull-up resistor, IO2 is inside
Pull-up, if detecting, IO2 is low level, shows that key K3 is pressed at this time；When switching switch S2 is switched to and pull down resistor
When conducting, IO2 is internal drop-down, if detecting, IO2 is high level, shows that key K4 is pressed at this time.As switching switch S3
When being connected with pull-up resistor, IO3 is internal pull-up, if detecting, IO3 is low level, shows that key K5 is pressed at this time；When
Switching switch S3 is switched to when be connected with pull down resistor, IO3 be it is internal pull down, if detecting, IO3 for high level, shows at this time
Key K6 is pressed.When switching switch S4 is connected with pull-up resistor, IO4 is internal pull-up, if detecting, IO4 is low level,
Then show that key K7 is pressed at this time；When switching switch S4, which is switched to, to be connected with pull down resistor, IO4 is internal drop-down, if inspection
Measuring IO4 is high level, then shows that key K8 is pressed at this time.
After completing the aforementioned detection to key K1-K8；
1) when IO4 being set as output " 1 " (i.e. high level output), IO1, IO2, IO3 are set as drop-down and input, detection IO1,
Whether IO2, IO3 follow as " 1 " (high level)；When IO4 is set as output " 0 " (i.e. low level output), IO1, IO2, IO3 are set as
Whether pull-up input, detection IO1, IO2, IO3 follow as " 0 " (low level).If IO3 follows IO4 to change, show K9 by by
Under；If IO2 follows IO4 to change, show that K10 is pressed；If IO1 follows IO4 to change, show that K11 is pressed.
2) when IO3 being set as output " 1 " (i.e. high level output), IO1, IO2, IO4 are set as drop-down and input, detection IO1,
Whether IO2 follows as " 1 " (high level)；When IO3 is set as output " 0 " (i.e. low level output), IO1, IO2, IO4 are set as pulling up
Whether input, detection IO1, IO2 follow as " 0 " (low level).If IO2 follows IO3 to change, show that K12 is pressed；If IO1
It follows IO3 to change, then shows that K13 is pressed.
3) when IO2 being set as output " 1 " (i.e. high level output), IO1, IO3, IO4 are set as drop-down input, and detection IO1 is
It is no to follow as " 1 " (high level)；When IO2 is set as output " 0 " (i.e. low level output), IO1, IO3, IO4 are set as pull-up input,
Whether detection IO1 follows as " 0 " (low level).If IO1 follows IO2 to change, show that K14 is pressed.
In the present embodiment, N number of I/O port can be realized the detection to [N (N+3)/2] a key, in same I/O port quantity
Under, key more that can be detected than rank scanning formula key circuit institute is more always for the key circuit of the present embodiment, that is to say, that same
Under the key demand of sample, I/O port consumed by the key circuit in the present embodiment is relatively less.
For example, the key circuit in the present embodiment can realize the detection to 5 keys as the quantity N=2 of I/O port；N=
When 3, the key circuit in the present embodiment can realize the detection to 9 keys；When N=4, the key circuit in the present embodiment can be real
Now to the detection of 14 keys；When N=5, the key circuit in the present embodiment can realize the detection to 209 keys；When N=6,
Key circuit in the present embodiment can realize the detection to 27 keys；When N=7, the key circuit in the present embodiment can be realized
Detection to 35 keys；When N=8, the key circuit in the present embodiment can realize the detection to 44 keys；When N=9, this
Key circuit in embodiment can realize the detection to 54 keys；And so on.The key circuit of the present embodiment has bigger
Saving space, therefore the key circuit in the present embodiment is more suitable for the more situation of key demand.
The present invention also proposes a kind of key control device, which includes described in any embodiment as above
Key circuit.
In the present embodiment, which can be equipment lower for number of keys demand, such as game hand
Handle etc., key circuit used by this kind of equipment are preferred are as follows: including single-chip microcontroller U1 and key module 1, single-chip microcontroller U1 includes N number of use
In the I/O port for receiving key command, key module 1 includes 2N key, and the first end of each I/O port is connected with for switching pull-up
Switching with drop-down switchs, and the second end of I/O port is correspondingly connected with the first end of two keys, and the second end of one of two keys is grounded, separately
The second end of one key connects power supply, and wherein N is positive integer.The functions such as directionkeys, on & off switch have been generally comprised on game paddle
Key, the quantity of the function key is generally between 3~6.In view of this, key circuit only needs to use with 2~3 to connect
Receive the single-chip microcontroller U1 of the I/O port of key command, i.e., simplest single-chip microcontroller, to reduce the overall cost of game paddle.
The key control device is also possible to higher for number of keys demand equipment, such as keyboard etc., this kind of to set
Standby used key circuit is preferred are as follows: including single-chip microcontroller U1 and key module 1, single-chip microcontroller U1 includes N number of for receiving key
The I/O port of instruction, key module 1 include 2N key, the first end of each I/O port be connected with for switch pull up and pull down cut
Change switch, the second end of I/O port is correspondingly connected with the first end of two keys, the second end ground connection of one of two keys, and the of another key
Two ends connect power supply；Wherein N is additionally provided with a key for positive integer and more than or equal to 2 between the second end of every two I/O port, and should
The second end of two I/O ports respectively connects the both ends of key.The quantity of I/O port in the present embodiment refers in single-chip microcontroller U1 except realization
Programmable I/O port other than other function, rather than the I/O port of single-chip microcontroller U1 itself is total.
It is to be appreciated that above is only part or preferred embodiment of the invention, either text or attached drawing all cannot
Therefore limitation the scope of protection of the invention under all designs with an entirety of the invention, utilizes description of the invention and attached
Equivalent structure transformation made by figure content, or directly/being used in other related technical areas is included in guarantor of the present invention indirectly
In the range of shield.
Claims (5)
1. a kind of key circuit, which is characterized in that including single-chip microcontroller and key module, the single-chip microcontroller includes N number of for receiving
The I/O port of key command, the key module include 2N key, and the first end of each I/O port is located in the single-chip microcontroller
Portion, and the first end be connected with for switch pull-up and drop-down switching switch, the second end of the I/O port be correspondingly connected with two by
The first end of key, the second end ground connection of one of two described keys, the second end of another key connect power supply, wherein N is positive
Integer.
2. key circuit according to claim 1, which is characterized in that between the power supply and the key of the connection power supply
It is additionally provided with resistance.
3. key circuit according to claim 1, which is characterized in that the quantity of the I/O port is less than or equal to 8.
4. key circuit according to claim 1, which is characterized in that when the quantity of the I/O port is more than or equal to 2, every two
A key is additionally provided between the second end of a I/O port.
5. a kind of key control device, which is characterized in that including key circuit described in any one of Claims 1-4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910017301.8A CN109828491A (en) | 2019-01-08 | 2019-01-08 | Key circuit and key control device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910017301.8A CN109828491A (en) | 2019-01-08 | 2019-01-08 | Key circuit and key control device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109828491A true CN109828491A (en) | 2019-05-31 |
Family
ID=66860651
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910017301.8A Pending CN109828491A (en) | 2019-01-08 | 2019-01-08 | Key circuit and key control device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109828491A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2459956A1 (en) * | 1973-12-18 | 1975-06-19 | Honeywell Inf Systems | PROCESSOR AND PERIPHERAL PROCESSING SYSTEM USING IT |
| CN1068899A (en) * | 1992-08-15 | 1993-02-10 | 孙晓松 | Multi-lingual keyboard and English phonetic order code imput method |
| CN201662609U (en) * | 2010-01-27 | 2010-12-01 | 中山市嘉科电子有限公司 | Key detection circuit |
| CN105978576A (en) * | 2016-05-06 | 2016-09-28 | 京东方科技集团股份有限公司 | Key circuit and using method thereof, TV key panel, display device |
| CN206863542U (en) * | 2017-06-23 | 2018-01-09 | 深圳市太美亚电子科技有限公司 | Key press detecting circuit |
-
2019
- 2019-01-08 CN CN201910017301.8A patent/CN109828491A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2459956A1 (en) * | 1973-12-18 | 1975-06-19 | Honeywell Inf Systems | PROCESSOR AND PERIPHERAL PROCESSING SYSTEM USING IT |
| CN1068899A (en) * | 1992-08-15 | 1993-02-10 | 孙晓松 | Multi-lingual keyboard and English phonetic order code imput method |
| CN201662609U (en) * | 2010-01-27 | 2010-12-01 | 中山市嘉科电子有限公司 | Key detection circuit |
| CN105978576A (en) * | 2016-05-06 | 2016-09-28 | 京东方科技集团股份有限公司 | Key circuit and using method thereof, TV key panel, display device |
| CN206863542U (en) * | 2017-06-23 | 2018-01-09 | 深圳市太美亚电子科技有限公司 | Key press detecting circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2005103740A3 (en) | Intelligent probe card architecture | |
| EP1998458A3 (en) | Dual mode mobile terminal and method for providing communication mode | |
| CN102665302B (en) | A kind of wireless communication system | |
| CN201138470Y (en) | Automatic switchover device | |
| CN107168452B (en) | A kind of key-press input processing circuit | |
| CN207518592U (en) | WIFI and Bluetooth signal switching circuit | |
| CN203396869U (en) | Integrated test equipment | |
| JP2005117025A5 (en) | ||
| CN109828491A (en) | Key circuit and key control device | |
| CN103454508B (en) | Four-way over-current over-voltage protection tester | |
| CN108206121A (en) | 1 switching system of multiselect | |
| CN102111467B (en) | Mobile phone and key detection device thereof | |
| CN201571142U (en) | Signal switching circuit and television set test circuit | |
| CN201662609U (en) | Key detection circuit | |
| CN201403121Y (en) | Cell phone with universal meter | |
| CN209488453U (en) | The dual output POE power supply circuit of multi-operation mode | |
| CN207571730U (en) | A kind of debugging switching circuit and debugging circuit board | |
| US20130275632A1 (en) | Key detection circuit | |
| US8466817B2 (en) | Electronic device and method for driving an internal function block of a processor of the electronic device to operate in a linear region | |
| CN208723533U (en) | A kind of digital electric current relay | |
| CN107231157A (en) | The controller of key scanning method and low-voltage electrical apparatus | |
| CN202066944U (en) | Multi-chip integrated testing device | |
| CN206449043U (en) | A kind of servo valve signal generator | |
| CN201051243Y (en) | Key control circuit | |
| CN105759234B (en) | Four-way output device suitable for multi-functional calibration source |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190531 |
|
| RJ01 | Rejection of invention patent application after publication |