CN109765819A - A kind of FPGA and its interface conversion circuit - Google Patents

A kind of FPGA and its interface conversion circuit Download PDF

Info

Publication number
CN109765819A
CN109765819A CN201910020258.0A CN201910020258A CN109765819A CN 109765819 A CN109765819 A CN 109765819A CN 201910020258 A CN201910020258 A CN 201910020258A CN 109765819 A CN109765819 A CN 109765819A
Authority
CN
China
Prior art keywords
interface
fpga
usb
configurating terminal
ontology
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910020258.0A
Other languages
Chinese (zh)
Inventor
黄广奎
葛海亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhengzhou Yunhai Information Technology Co Ltd
Original Assignee
Zhengzhou Yunhai Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhengzhou Yunhai Information Technology Co Ltd filed Critical Zhengzhou Yunhai Information Technology Co Ltd
Priority to CN201910020258.0A priority Critical patent/CN109765819A/en
Publication of CN109765819A publication Critical patent/CN109765819A/en
Pending legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)

Abstract

The invention discloses a kind of FPGA and its interface conversion circuits, including general-purpose serial bus USB interface, realize physical connection with configurating terminal by it for user;The interface switching device being connect respectively with USB interface, on-site programmable gate array FPGA ontology and power supply, for after receiving the verifying instruction of configurating terminal transmission by USB interface, the company-information prestored is sent to configurating terminal by USB interface, so that configurating terminal is verified, it is also used to realize the protocol conversion of the communication between configurating terminal and FPGA ontology.On the basis of interface conversion circuit provided by the invention, user only needs to realize that the data between configurating terminal and FPGA are transmitted using common USB data line, and even if having left behind USB data line, any one USB data line can also be used to come connecting interface conversion circuit and configurating terminal, the burden of user is reduced, working efficiency is higher.

Description

A kind of FPGA and its interface conversion circuit
Technical field
The present invention relates to electronic technology fields, and more particularly to a kind of interface conversion circuit, the invention further relates to one kind FPGA。
Background technique
FPGA (Field-Programmable Gate Array, field programmable gate array) is frequently necessary to configuration and adjusts Examination needs to connect FPGA with computer and carries out data transmission during being configured and being debugged to FPGA, existing skill In art, the configuration cable that user needs to provide using FPGA producer, which connects computer and FPGA, realizes data transmission, still Every kind of FPGA must use itself dedicated configuration cable, and user must carry dedicated configuration cable, increase user Burden, once and user forget to carry the configuration cable, just FPGA can not be configured or be debugged, reduce work effect Rate.
Therefore, how to provide a kind of scheme of solution above-mentioned technical problem is that those skilled in the art need to solve at present Problem.
Summary of the invention
The object of the present invention is to provide a kind of interface conversion circuits, reduce the burden of user, improve work efficiency;This The another object of invention is to provide a kind of FPGA including above-mentioned interface conversion circuit, reduces the burden of user, improves work Make efficiency.
In order to solve the above technical problems, the present invention provides a kind of interface conversion circuits, comprising:
General-purpose serial bus USB interface realizes physical connection with configurating terminal by it for user;
The interface switching device being connect respectively with the USB interface, on-site programmable gate array FPGA ontology and power supply, For after receiving the verifying instruction that the configurating terminal is sent by the USB interface, the company-information prestored to be led to It crosses the USB interface and is sent to the configurating terminal, so that the configurating terminal is verified, be also used to the configurating terminal The data transmitted by the USB interface are converted to joint test behavior tissue JTAG protocol form by usb bus protocol form Afterwards, it is sent to the FPGA ontology, is also used to be converted to the data that the FPGA ontology transmits by the JTAG protocol form After the usb bus protocol form, the configurating terminal is sent to by the USB interface;
The power supply, for powering for the interface switching device.
Preferably, the interface switching device includes:
Memory module, for storing company-information;
The interface modular converter connecting respectively with the USB interface, the FPGA ontology, memory module and power supply is used Joint test behavior is converted to by usb bus protocol form in the data for transmitting the configurating terminal by the USB interface After organizing JTAG protocol form, it is sent to the FPGA ontology, the data for being also used to transmit the FPGA ontology are by described After JTAG protocol form is converted to the usb bus protocol form, the configurating terminal is sent to by the USB interface.
Preferably, the interface modular converter includes:
The interface conversion chip being connect with electrical level transferring chip, for passing the configurating terminal by the USB interface After defeated data are converted to joint test behavior tissue JTAG protocol form by usb bus protocol form, it is sent to the FPGA Ontology is also used to the data that the FPGA ontology transmits being converted to the usb bus agreement shape by the JTAG protocol form After formula, the configurating terminal is sent to by the USB interface;
The electrical level transferring chip, the data for transmitting the interface conversion chip carry out the drop of the first preset ratio It is sent to the FPGA ontology after pressure processing, the data for being also used to transmit the FPGA ontology carry out the liter of the second preset ratio The interface conversion chip is sent to after pressure processing.
Preferably, the electrical level transferring chip is direct current DC-DC transformer.
Preferably, the memory module is band electric erazable programmable read-write memory EEPROM.
Preferably, the USB interface is Mini-USB interface.
Preferably, the interface conversion circuit further include:
The electrostatic protection module being connect respectively with the USB interface and the interface switching device, for moment of releasing High current.
Preferably, the electrostatic protection module is that transient state inhibits TVS diode.
In order to solve the above technical problems, the present invention also provides a kind of FPGA, including as above described in any item interfaces turn Change circuit.
The present invention provides a kind of interface conversion circuit, including general-purpose serial bus USB interface, for user by its with Configurating terminal realizes physical connection;The interface being connect respectively with USB interface, on-site programmable gate array FPGA ontology and power supply Conversion equipment, for after receiving the verifying instruction of configurating terminal transmission by USB interface, the company-information prestored to be led to It crosses USB interface and is sent to configurating terminal, so that configurating terminal is verified, be also used to transmit configurating terminal by USB interface Data joint test behavior tissue JTAG protocol form is converted to by usb bus protocol form after, be sent to FPGA ontology, also After data for transmitting FPGA ontology are converted to usb bus protocol form by JTAG protocol form, sent by USB interface To configurating terminal;Power supply, for powering for interface switching device.
As it can be seen that interface switching device can be in the verifying for receiving configurating terminal transmission by USB interface in the present invention After instruction, the company-information prestored is sent to configurating terminal by USB interface, so that configurating terminal is verified, verifying is logical Later, interface switching device can be converted to the data that configurating terminal is sent by USB interface by usb bus protocol form It is sent to FPGA ontology after JTAG protocol form, the data that FPGA ontology is sent can also be converted to by JTAG protocol form Configurating terminal is sent to by USB interface after usb bus protocol form, to realize the number between configurating terminal and FPGA ontology According to transmission, due to having prestored company-information inside the interface conversion circuit in the present invention, turn in interface provided by the invention It changing on the basis of circuit, user only needs to realize that the data between configurating terminal and FPGA are transmitted using common USB data line, And even if having left behind USB data line, it is possible to use any one USB data line comes connecting interface conversion circuit and configuration eventually End, reduces the burden of user, working efficiency is higher.
The present invention also provides a kind of FPGA, have the identical beneficial effect of interface conversion circuit as above.
Detailed description of the invention
It to describe the technical solutions in the embodiments of the present invention more clearly, below will be to institute in the prior art and embodiment Attached drawing to be used is needed to be briefly described, it should be apparent that, the accompanying drawings in the following description is only some implementations of the invention Example, for those of ordinary skill in the art, without creative efforts, can also obtain according to these attached drawings Obtain other attached drawings.
Fig. 1 is a kind of structural schematic diagram of interface conversion circuit provided by the invention;
Fig. 2 is the structural schematic diagram of another interface conversion circuit provided by the invention.
Specific embodiment
Core of the invention is to provide a kind of interface conversion circuit, reduces the burden of user, improves work efficiency;This Another core of invention is to provide a kind of FPGA including above-mentioned interface conversion circuit, reduces the burden of user, improves work Make efficiency.
In order to make the object, technical scheme and advantages of the embodiment of the invention clearer, below in conjunction with the embodiment of the present invention In attached drawing, technical scheme in the embodiment of the invention is clearly and completely described, it is clear that described embodiment is A part of the embodiment of the present invention, instead of all the embodiments.Based on the embodiments of the present invention, those of ordinary skill in the art Every other embodiment obtained without making creative work, shall fall within the protection scope of the present invention.
Referring to FIG. 1, Fig. 1 is a kind of structural schematic diagram of interface conversion circuit provided by the invention, comprising:
USB (Universal Serial Bus, universal serial bus) interface passes through itself and configurating terminal reality for user Existing physical connection;
The interface switching device 2 being connect respectively with usb 1, FPGA ontology and power supply 3, for passing through USB interface After 1 receives the verifying instruction of configurating terminal transmission, the company-information prestored is sent to configurating terminal by usb 1, So that configurating terminal is verified, the data for being also used to transmit configurating terminal by usb 1 are by usb bus protocol form After being converted to JTAG (Joint Test Action Group, joint test behavior tissue) protocol form, it is sent to FPGA sheet Body is connect after being also used to the data that FPGA ontology transmits being converted to usb bus protocol form by JTAG protocol form by USB Mouth 1 is sent to configurating terminal;
Power supply 3, for powering for interface switching device 2.
Specifically, the company-information prestored can need staff that company-information is stored in advance to be a variety of, it is such In the case of, after configurating terminal sends verifying instruction to interface switching device 2 by usb 1, interface switching device 2 The company-information prestored is sent to configurating terminal by usb 1, so that configurating terminal is verified, only verifying By rear, configurating terminal can just carry out data transmission between FPGA ontology, to complete configuration and debugging to FPGA ontology, Since the interface conversion circuit in the embodiment of the present invention is connected on FPGA ontology, and producer is prestored in interface switching device 2 Information, user no longer need to using dedicated configuration cable, it is only necessary to using any common USB data line that interface conversion is electric Usb 1 in road is connected with configurating terminal, can FPGA ontology be configured and be debugged, reduce user's Burden, even if forgetting to carry the USB data line of oneself, also can be used others any one USB data line, improves work Efficiency.
Specifically, if desired user configures and debugs to FPGA ontology, then need to utilize USB data line by interface conversion Usb 1 in circuit is connected with configurating terminal, in such cases, can be by configurating terminal to interface switching device 2 Verifying instruction is sent, is verified with the company-information that can receive the transmission of interface switching device 2, if being verified, is matched Data exchange process can be carried out between FPGA ontology by setting terminal, since the identifiable agreement of FPGA ontology is JTAG protocol, And the agreement that configurating terminal can identify is usb protocol, it is therefore desirable to which interface switching device 2 carries out the protocol conversion of data, i.e., The data for being sent to FPGA ontology by configurating terminal are converted into JTAG protocol, the data that configurating terminal is sent to by FPGA ontology are turned It is changed to usb protocol, in such cases, can successfully FPGA ontology be configured and be debugged.
Wherein, it may include some data acquisition instructions, FPGA ontology that configurating terminal, which is sent in the data of FPGA ontology, After getting the instruction of these data acquisitions, corresponding data can be sent to configurating terminal by interface conversion circuit.
Wherein, configurating terminal can be multiple types, such as can be computer etc., and the embodiment of the present invention does not limit herein It is fixed.
Specifically, the physical connection form of interface switching device 2 and FPGA can be to be a variety of, the embodiment of the present invention is herein not It limits.
Wherein, power supply 3 can be the power supply 3, such as DC power supply 3 etc. of diversified forms, can be interface switching device 2 Power supply, the embodiment of the present invention is it is not limited here.
The present invention provides a kind of interface conversion circuit, including general-purpose serial bus USB interface, for user by its with Configurating terminal realizes physical connection;The interface being connect respectively with USB interface, on-site programmable gate array FPGA ontology and power supply Conversion equipment, for after receiving the verifying instruction of configurating terminal transmission by USB interface, the company-information prestored to be led to It crosses USB interface and is sent to configurating terminal, so that configurating terminal is verified, be also used to transmit configurating terminal by USB interface Data joint test behavior tissue JTAG protocol form is converted to by usb bus protocol form after, be sent to FPGA ontology, also After data for transmitting FPGA ontology are converted to usb bus protocol form by JTAG protocol form, sent by USB interface To configurating terminal;Power supply, for powering for interface switching device.
As it can be seen that interface switching device can be in the verifying for receiving configurating terminal transmission by USB interface in the present invention After instruction, the company-information prestored is sent to configurating terminal by USB interface, so that configurating terminal is verified, verifying is logical Later, interface switching device can be converted to the data that configurating terminal is sent by USB interface by usb bus protocol form It is sent to FPGA ontology after JTAG protocol form, the data that FPGA ontology is sent can also be converted to by JTAG protocol form Configurating terminal is sent to by USB interface after usb bus protocol form, to realize the number between configurating terminal and FPGA ontology According to transmission, due to having prestored company-information inside the interface conversion circuit in the present invention, turn in interface provided by the invention It changing on the basis of circuit, user only needs to realize that the data between configurating terminal and FPGA are transmitted using common USB data line, And even if having left behind USB data line, it is possible to use any one USB data line comes connecting interface conversion circuit and configuration eventually End, reduces the burden of user, working efficiency is higher.
On the basis of the above embodiments:
Embodiment as one preferred, interface switching device 2 include:
Memory module 21, for storing company-information;
The interface modular converter 22 connecting respectively with usb 1, FPGA ontology, memory module 21 and power supply 3, is used for The data that configurating terminal is transmitted by usb 1 are converted into joint test behavior tissue JTAG association by usb bus protocol form After view form, it is sent to FPGA ontology, is also used to the data that FPGA ontology transmits being converted to usb bus by JTAG protocol form After protocol form, configurating terminal is sent to by usb 1.
Specifically, memory module 21 can be used for storing company-information, it can be multiple types, such as can select non- Volatile memory, in such cases, after FPGA power-off, the data in memory module 21 just will not lose, on next time When electric, interface switching device 2 can be verified using it, and the embodiment of the present invention is it is not limited here.
Embodiment as one preferred, interface modular converter 22 include:
The interface conversion chip 221 being connect with electrical level transferring chip 222, for transmitting configurating terminal by usb 1 Data joint test behavior tissue JTAG protocol form is converted to by usb bus protocol form after, be sent to FPGA ontology, also After data for transmitting FPGA ontology are converted to usb bus protocol form by JTAG protocol form, sent out by usb 1 It send to configurating terminal;
Electrical level transferring chip 222, the data for transmitting interface conversion chip 221 carry out the decompression of the first preset ratio It is sent to FPGA ontology after processing, is sent out after being also used to carry out the data that FPGA ontology transmits the boosting processing of the second preset ratio It send to interface conversion chip 221.
Specifically, in view of required voltage value is 1.8V to FPGA ontology under normal conditions, and conventional interface conversion core The level value of 221 output datas of piece is usually above 1.8V, such as can be 3.3V etc., in such cases, electrical level transferring chip 222 can will be sent to FPGA sheet after the decompression processing for data the first preset ratio of progress that interface conversion chip 221 transmits Body, it is, of course, also possible to be sent after the boosting that the data that FPGA ontology is sent to configurating terminal carry out the second preset ratio is handled To interface conversion chip 221, it can be further ensured that going on smoothly for configuration and debugging efforts in such cases.
Wherein, the first preset ratio and the second preset ratio can independently be set according to the actual situation, such as the One preset ratio can be set to 3.3:1.8, and the second preset ratio can be set to 1.8:3.3 etc., and the embodiment of the present invention exists This is without limitation.
Wherein, interface conversion chip 221 can be multiple types, such as can be FT4232H type etc., which can be real Existing 4 road USB turn a plurality of types of serial ports, such as UART (Universal Asynchronous Receiver/ Transmitter, universal asynchronous receiving-transmitting transmitter), MPSSE (Multi-Protocol Synchronous Serial Engine, multi-protocols synchronous serial interface) and JTAG etc., which may be implemented all accord of USB2.0, do not need into Row others become, very easy to use.
Wherein, power supply 3 can provide a plurality of types of DC voltages for interface conversion chip 221, such as can mention simultaneously For the two kinds of voltage of 3.3V and 1.8V, and power supply 3 can have type in very much, such as can be 12V DC source and DC The combination of (direct current, direct current)-DC transformer, DC-DC transformation can be by 12V voltages that 12V DC source exports Interface conversion chip 221, the embodiment of the present invention are supplied to after being converted to 3.3V the or 1.8V voltage of the needs of interface conversion chip 221 It is not limited here.
Wherein, interface conversion chip 221 or multiple types, such as can be TXB0304RUTR type etc., the present invention Embodiment is it is not limited here.
In addition, it is necessary to which explanation is, it is contemplated that FPGA may have many circuit-switched data interfaces, and switching uses for convenience, certain It may need to close the interface conversion circuit in the embodiment of the present invention in a little situations, the interface conversion core in the embodiment of the present invention There is enabled pin on piece 221, can control the starting of electrical level transferring chip 222 by the outside control enabled pin and stop Only, and then the unlatching and closing of control interface conversion circuit.
Embodiment as one preferred, electrical level transferring chip 222 are direct current DC-DC transformer.
Specifically, DC-DC transformer has many advantages, such as that structure is simple, precision is high and the service life is long.
Certainly, other than DC-DC transformer, electrical level transferring chip 222 can also be other types, and the embodiment of the present invention exists This is without limitation.
Embodiment as one preferred, memory module 21 are EEPROM (Electrically Erasable Programmable read only memory, band electric erazable programmable read-write memory).
Specifically, EEPROM has many advantages, such as that power down does not lose that data, at low cost, stability is high and the service life is long.
Wherein, EPPROM can be multiple types, such as can be AT93C56B type etc., and the embodiment of the present invention is not done herein It limits.
Certainly, other than EEPROM, memory module 21 can also be other types, and the embodiment of the present invention does not limit herein It is fixed.
Embodiment as one preferred, usb 1 are Mini-USB interface 1.
Specifically, Mini-USB interface 1 has many advantages, such as that small in size, the versatile and service life is long.
Certainly, other than Mini-USB interface 1, usb 1 can also be other types, and the embodiment of the present invention is herein not It limits.
Embodiment as one preferred, the interface conversion circuit further include:
The electrostatic protection module 4 being connect respectively with usb 1 and interface switching device 2, the big electricity for moment of releasing Stream.
In order to be preferably illustrated to the embodiment of the present invention, referring to FIG. 2, Fig. 2 is that another kind provided by the invention connects The structural schematic diagram of mouth conversion circuit.
Specifically, being flowed through in view of interface conversion circuit might have electrostatic in some cases, the big electricity during which generated Stream may damage related device, such as when user directly touches usb 1 with hand, and the electrostatic in user hand can It can be discharged into interface conversion circuit, the electrostatic protection module 4 in the embodiment of the present invention can let out the high current of moment It bleeds off, in such cases, just protects related device not damaged, reduce maintenance cost.
Embodiment as one preferred, electrostatic protection module 4 be TVS (Transient Voltage Suppressor, Transient state inhibits) diode.
Specifically, TVS diode has many advantages, such as that fast response time and surge absoption ability are strong.
Certainly, other than TVS diode, electrostatic protection module 4 can also be other types, and the embodiment of the present invention is herein not It limits.
The present invention also provides a kind of FPGA, the interface conversion circuit including any embodiment as above.
The embodiment of aforementioned interface conversion circuit is please referred to for the introduction of FPGA provided in an embodiment of the present invention, the present invention Embodiment is it is not limited here.
Each embodiment in this specification is described in a progressive manner, the highlights of each of the examples are with other The difference of embodiment, the same or similar parts in each embodiment may refer to each other.
It should also be noted that, in the present specification, relational terms such as first and second and the like be used merely to by One entity or operation are distinguished with another entity or operation, without necessarily requiring or implying these entities or operation Between there are any actual relationship or orders.Moreover, the terms "include", "comprise" or its any other variant meaning Covering non-exclusive inclusion, so that the process, method, article or equipment for including a series of elements not only includes that A little elements, but also including other elements that are not explicitly listed, or further include for this process, method, article or The intrinsic element of equipment.In the absence of more restrictions, the element limited by sentence "including a ...", is not arranged Except there is also other identical elements in the process, method, article or equipment for including the element.
The foregoing description of the disclosed embodiments enables those skilled in the art to implement or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, as defined herein General Principle can be realized in other embodiments without departing from the spirit or scope of the present invention.Therefore, of the invention It is not intended to be limited to the embodiments shown herein, and is to fit to and the principles and novel features disclosed herein phase one The widest scope of cause.

Claims (9)

1. a kind of interface conversion circuit characterized by comprising
General-purpose serial bus USB interface realizes physical connection with configurating terminal by it for user;
The interface switching device connecting respectively with the USB interface, on-site programmable gate array FPGA ontology and power supply, is used for After receiving the verifying instruction that the configurating terminal is sent by the USB interface, the company-information prestored is passed through into institute It states USB interface and is sent to the configurating terminal, so that the configurating terminal is verified, be also used to pass through the configurating terminal After the data of the USB interface transmission are converted to joint test behavior tissue JTAG protocol form by usb bus protocol form, hair Send be also used to be converted to data that the FPGA ontology transmits by the JTAG protocol form to the FPGA ontology it is described After usb bus protocol form, the configurating terminal is sent to by the USB interface;
The power supply, for powering for the interface switching device.
2. interface conversion circuit according to claim 1, which is characterized in that the interface switching device includes:
Memory module, for storing company-information;
The interface modular converter connecting respectively with the USB interface, the FPGA ontology, memory module and power supply, being used for will The data that the configurating terminal is transmitted by the USB interface are converted to joint test behavior tissue by usb bus protocol form After JTAG protocol form, it is sent to the FPGA ontology, is also used to assist the data that the FPGA ontology transmits by the JTAG After view form is converted to the usb bus protocol form, the configurating terminal is sent to by the USB interface.
3. interface conversion circuit according to claim 2, which is characterized in that the interface modular converter includes:
The interface conversion chip being connect with electrical level transferring chip, for transmit the configurating terminal by the USB interface After data are converted to joint test behavior tissue JTAG protocol form by usb bus protocol form, it is sent to the FPGA ontology, After being also used to the data that the FPGA ontology transmits being converted to the usb bus protocol form by the JTAG protocol form, The configurating terminal is sent to by the USB interface;
The electrical level transferring chip, the data for transmitting the interface conversion chip carry out at the decompression of the first preset ratio The FPGA ontology is sent to after reason, the data for being also used to transmit the FPGA ontology carry out at the boosting of the second preset ratio The interface conversion chip is sent to after reason.
4. interface conversion circuit according to claim 3, which is characterized in that the electrical level transferring chip is direct current DC-DC Transformer.
5. interface conversion circuit according to claim 2, which is characterized in that the memory module is band electric erazable programmable Read-write memory EEPROM.
6. interface conversion circuit according to claim 1, which is characterized in that the USB interface is Mini-USB interface.
7. interface conversion circuit according to any one of claims 1 to 6, which is characterized in that the interface conversion circuit also wraps It includes:
The electrostatic protection module connecting respectively with the USB interface and the interface switching device is big for moment of releasing Electric current.
8. interface conversion circuit according to claim 7, which is characterized in that the electrostatic protection module is transient state inhibition TVS diode.
9. a kind of FPGA, which is characterized in that including interface conversion circuit as claimed in any one of claims 1 to 8.
CN201910020258.0A 2019-01-09 2019-01-09 A kind of FPGA and its interface conversion circuit Pending CN109765819A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910020258.0A CN109765819A (en) 2019-01-09 2019-01-09 A kind of FPGA and its interface conversion circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910020258.0A CN109765819A (en) 2019-01-09 2019-01-09 A kind of FPGA and its interface conversion circuit

Publications (1)

Publication Number Publication Date
CN109765819A true CN109765819A (en) 2019-05-17

Family

ID=66453706

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910020258.0A Pending CN109765819A (en) 2019-01-09 2019-01-09 A kind of FPGA and its interface conversion circuit

Country Status (1)

Country Link
CN (1) CN109765819A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110177104A (en) * 2019-05-29 2019-08-27 润电能源科学技术有限公司 A kind of serial port protocol for Industry Control turns the method and relevant device of usb protocol
CN112881792A (en) * 2021-01-08 2021-06-01 上海昊博影像科技有限公司 Power consumption detection device for flat panel detector

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101196557A (en) * 2007-12-18 2008-06-11 上海华为技术有限公司 Method, device and system for field programmable gate array test
CN105589438A (en) * 2015-07-10 2016-05-18 吕春晓 Intelligent mobile communication base station energy management system
CN107038040A (en) * 2016-11-01 2017-08-11 中国人民解放军国防科学技术大学 FPGA based on PCIE more new systems and update method
CN108055674A (en) * 2018-02-07 2018-05-18 苏州工业园区艾伦智能科技有限公司 SDIO interfaces WiFi module test system and method based on SDIO interface protocols
CN207690069U (en) * 2017-12-29 2018-08-03 成都天可精创科技有限公司 A kind of Multifunctional downloader and converting system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101196557A (en) * 2007-12-18 2008-06-11 上海华为技术有限公司 Method, device and system for field programmable gate array test
CN105589438A (en) * 2015-07-10 2016-05-18 吕春晓 Intelligent mobile communication base station energy management system
CN107038040A (en) * 2016-11-01 2017-08-11 中国人民解放军国防科学技术大学 FPGA based on PCIE more new systems and update method
CN207690069U (en) * 2017-12-29 2018-08-03 成都天可精创科技有限公司 A kind of Multifunctional downloader and converting system
CN108055674A (en) * 2018-02-07 2018-05-18 苏州工业园区艾伦智能科技有限公司 SDIO interfaces WiFi module test system and method based on SDIO interface protocols

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110177104A (en) * 2019-05-29 2019-08-27 润电能源科学技术有限公司 A kind of serial port protocol for Industry Control turns the method and relevant device of usb protocol
CN110177104B (en) * 2019-05-29 2021-10-26 润电能源科学技术有限公司 Method for converting serial port protocol into USB protocol for industrial control and related equipment
CN112881792A (en) * 2021-01-08 2021-06-01 上海昊博影像科技有限公司 Power consumption detection device for flat panel detector

Similar Documents

Publication Publication Date Title
CN102750252B (en) USB/UART interface multiplexing circuit and use the electronic equipment of this circuit
US8452905B2 (en) Serial port remote control circuit
TWI754588B (en) System for transmitting power to a remote poe subsystem by forwarding pd input voltage and manufacturing method, using method, and non-transitory program storage device readable by a computing device of the same
CN102339114A (en) Charging circuit and mainboard with same
JP6022582B2 (en) Power adapter and method for adapting the power of electronic devices
CN114026773A (en) Communication failure indication between a primary controller and a secondary controller in a secondary controlled flyback converter
CN109765819A (en) A kind of FPGA and its interface conversion circuit
CN209265383U (en) A kind of Power conversion board for server
CN202076771U (en) USB OTG circuit and portable electronic device utilizing thereof
CN102880235B (en) Single-board computer based on loongson 2F central processing unit (CPU) as well as reset management and using method of single-board computer
TWI468918B (en) Auto-detection control device and method thereof
CN202748786U (en) Multifunctional electric level converter
CN103473208B (en) Transmission system
CN117851335A (en) Intelligent computing platform hardware system
CN117097165A (en) Driving scheme for secondary controlled Active Clamp Flyback (ACF) mode
CN111026620A (en) Data visualization Processing system and method based on Processing
CN216134479U (en) Communication sharing device based on RS485
CN204697180U (en) Chip main board and television set
CN209401012U (en) A kind of USB interface power control
CN107818675A (en) Power information acquisition system and the micro- work(radio communication devices of NB IOT
CN209562574U (en) A kind of NTB card
CN103150280A (en) Bus interface patch board and data transmission system
CN204304165U (en) Usb adapter
CN209200711U (en) A kind of quick charger with smart allocation technology
CN106484648A (en) A kind of communication equipment, system and data is activation, method of reseptance

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20190517

RJ01 Rejection of invention patent application after publication