CN109739788A - Backboard that is a kind of while supporting more hard disks - Google Patents

Backboard that is a kind of while supporting more hard disks Download PDF

Info

Publication number
CN109739788A
CN109739788A CN201910091532.3A CN201910091532A CN109739788A CN 109739788 A CN109739788 A CN 109739788A CN 201910091532 A CN201910091532 A CN 201910091532A CN 109739788 A CN109739788 A CN 109739788A
Authority
CN
China
Prior art keywords
connect
downlink
signal end
interface
psoc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201910091532.3A
Other languages
Chinese (zh)
Inventor
付水论
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhengzhou Yunhai Information Technology Co Ltd
Original Assignee
Zhengzhou Yunhai Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhengzhou Yunhai Information Technology Co Ltd filed Critical Zhengzhou Yunhai Information Technology Co Ltd
Priority to CN201910091532.3A priority Critical patent/CN109739788A/en
Publication of CN109739788A publication Critical patent/CN109739788A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)

Abstract

The invention discloses a kind of backboards for supporting more hard disks simultaneously, comprising: upper trip link actuator, downlink interconnection interface manage master chip PSOC and the GPIO expander of different type hard disk by UBM backboard Managed Solution;Upper trip link actuator is connect with master chip PSOC, and the data terminal of upper trip link actuator is connect with downlink interconnecting interface data terminal;Master chip PSOC is connect with GPIO expander, and GPIO expander is connect with downlink interconnecting interface, and master chip PSOC manages downlink interconnection interface sideband signals by GPIO expander.Master chip PSOC of the present invention carries out hard disk management by UBM, and can bring more succinct PSOC code, smaller PSOC encapsulation, lower PSOC cost by the introducing of GPIO EXPANDER.Downlink interconnection interface pin is defined as U.3 interface standard, realizes that TRI-MOD is simpler, more cost-effective.

Description

Backboard that is a kind of while supporting more hard disks
Technical field
The present invention relates to back plate design technical field, especially a kind of backboard for supporting more hard disks simultaneously.
Background technique
U.2 the interface standard that current backboard and hard disk use all is.For the different type of SAS, SATA, NVME, back Board management scheme be it is different, SAS, SATA use SGPIO Managed Solution, NVME use VPP Managed Solution.With storage skill The development of art, the NVME hard disk of X1, X2 can gradually substitute the SSD of existing SATA interface, but this Managed Solution of VPP can not Realize the detection of lane width.Compatible SAS, SATA, NVME can be obtained TRI-MOD mode, that is, backboard simultaneously in following development To more and more common application.
In existing technical solution, as shown in Figure 1, if backboard need while supporting NVME hard disk and SAS, SATA hard disc, downstream connectors select 8639 connectors, and upper trip link actuator NVME hard disk and SAS, SATA hard disc need individually Upper trip link actuator, while on backboard, the link of SAS, SATA link and NVME need different links to support.Simultaneously It is connect with uplink board, such as 9460-8i, SAS, SATA and NVME need different CABLE to establish the link.It is needed above backboard Support two kinds of Managed Solutions, SAS, SATA hard disc need to be managed by SGPIO, and NVME hard disk needs to carry out by VPP Management.As shown in Figure 1, existing technical solution needs in system if necessary to support 4 NVME hard disks, 2 SAS, SATA hard discs It arranges in pairs or groups a 9460-8I card and a 9460-16I card.
In existing technical solution, if a backboard needs while supporting NVME hard disk and SAS, SATA hard disc, that Upper trip link actuator NVME hard disk and SAS, SATA hard disc need individually upper trip link actuator, while on backboard, SAS, The link of SATA link and NVME need different links to support, need support two kinds of Managed Solutions above backboard, SAS, SATA hard disc needs to be managed by SGPIO, and NVME hard disk needs to be managed by VPP, backboard complex management, material at This is higher.
Summary of the invention
The object of the present invention is to provide a kind of backboards for supporting more hard disks simultaneously, simplify telecommunication management, reduce material at This.
To achieve the above object, the present invention adopts the following technical solutions:
Backboard that is a kind of while supporting more hard disks, comprising: the upper trip link actuator being connect with uplink board and more mouthfuls of hard disks, with U.3 the downlink interconnection interface of the storage medium connection of interface, the main core of different type hard disk is managed by UBM backboard Managed Solution Piece PSOC and GPIO expander;
The upper trip link actuator is connect with master chip PSOC, the data terminal and downlink interconnecting interface data terminal of upper trip link actuator Connection;The master chip PSOC is connect with GPIO expander, and GPIO expander is connect with downlink interconnecting interface, and master chip PSOC is logical Cross GPIO expander management downlink interconnection interface sideband signals.
Further, the upper trip link actuator is connected with NVME hard disk, SAS hard disk, SATA hard disc respectively by same link It connects.
Further, when the pin of the downlink interconnection interface is defined as U.3 interface standard, downlink interconnection interface with U.3 Interface hard disk or storage medium connection.
Further, the PCIEX4 signal end of the upper trip link actuator and 100M REFCLK+/- signal end and downlink interconnect Interface connection.
Further, the CH_DET# signal end of the upper trip link actuator, PERST# signal end, 2WRST# signal end, I2C Signal end is connect with master chip PSOC;The CH_DET# signal end of downlink interconnection interface, PERST# signal end, 2WRST# signal end, I2C signal end is connect with GPIO expander, I2C signal end, RESET signal end and the INT# signal end and GPIO of master chip PSOC Expander connection.
The effect provided in summary of the invention is only the effect of embodiment, rather than invents all whole effects, above-mentioned A technical solution in technical solution have the following advantages that or the utility model has the advantages that
Master chip PSOC of the present invention carries out hard disk management by UBM, and connecting with NVME hard disk, SAS, SATA hard disc can be with The same upper trip link actuator is shared, the link of SAS, SATA link and NVME need that identical link can be shared.And pass through The introducing of GPIO EXPANDER (GPIO expander) can bring more succinct PSOC code, smaller PSOC encapsulate, is lower PSOC cost.Downlink interconnection interface pin is defined as U.3 interface standard, when needing to be compatible with NVME and SAS, SATA simultaneously, Lane, PCB Trace, Connector, Cables can be shared, and realize that TRI-MOD is simpler, more cost-effective.
Detailed description of the invention
Fig. 1 is prior art hard disk backboard Managed Solution structural schematic diagram;
Fig. 2 is trip link actuator and hard disk connection schematic diagram on hard disk backboard of the present invention;
Fig. 3 is U.3 interface and U.2 the pin Definition Principle figure of interface;
Fig. 4 is hard disk backboard structure principle chart of the present invention.
Specific embodiment
In order to clarify the technical characteristics of the invention, below by specific embodiment, and its attached drawing is combined, to this hair It is bright to be described in detail.Following disclosure provides many different embodiments or example is used to realize different knots of the invention Structure.In order to simplify disclosure of the invention, hereinafter the component of specific examples and setting are described.In addition, the present invention can be with Repeat reference numerals and/or letter in different examples.This repetition is that for purposes of simplicity and clarity, itself is not indicated Relationship between various embodiments and/or setting is discussed.It should be noted that illustrated component is not necessarily to scale in the accompanying drawings It draws.Present invention omits the descriptions to known assemblies and treatment technology and process to avoid the present invention is unnecessarily limiting.
As shown in Fig. 2, using scheme proposed by the present invention, if necessary to support 4 NVME hard disks, 4 SAS, SATA disks, 1 9460-16I that arranges in pairs or groups only is needed in system.NVME hard disk can share the same uplink and connect with SAS, SATA hard disc Device, the link of SAS, SATA link and NVME need that identical link can be shared.It is connect with uplink board, existing technical solution SAS, SATA and NVME need different CABLE to establish the link, in the present embodiment, SAS hard disk, SATA hard disc and NVME hard disk It is established the link using identical CABLE.Using original design scheme, two kinds of Managed Solutions are needed support above backboard, SAS, SATA hard disc need to be managed by SGPIO, and NVME hard disk needs to be managed by VPP, and the present invention only needs to lead to It crosses UBM different type hard disk can be realized managing hard disk and be total to link.Existing technology is compared with scheme proposed by the present invention, no Material Cost is increased only, and it is also higher to research and develop cost.
As shown in figure 3, the comparison that PIN U.3 and U.2 is defined can see, 4 road PCIE in terms of pin assignment U.2, SAS0, SAS1 are and SAS0/PCIE0, SAS1/PCIE1, SAS2/PCIE2, SAS3/PCIE3 U.3 using different PIN Share identical PIN.U.2 compatible NVME and when SAS, SATA simultaneously, to have independent lane, PCB trace, Connector, Cables, and when U.3 need to be compatible with NVME and SAS, SATA simultaneously, lane, PCB Trace, Connector, Cables can be shared.This U.3 to realize that TRI-MOD is simpler, more cost-effective.
As shown in figure 4, a kind of backboard for supporting more hard disks simultaneously, comprising: connect with uplink board and more mouthfuls of hard disks upper Trip link actuator HFC, the downlink interconnection interface DFC connecting with the storage medium of U.3 interface pass through UBM backboard Managed Solution management Master chip PSOC and the GPIO expander of different type hard disk;The PCIEX4 signal end and 100M of upper trip link actuator HFC REFCLK+/- signal end is connect with downlink interconnection interface DFC.CH_DET# signal end, the PERST# signal of upper trip link actuator HFC End, 2WRST# signal end, I2C signal end are connect with master chip PSOC;The CH_DET# signal end of downlink interconnection interface DFC, PERST# signal end, 2WRST# signal end, I2C signal end are connect with GPIO expander, the I2C signal end of master chip PSOC, RESET signal end and INT# signal end are connect with GPIO expander.
Upper trip link actuator HFC can be MINISAS HD conn, or Slimline interface and upstream plant spirit Configuration living.It can connect TRI-MOD card, RAID card, HBA card, SAS EXPANDER, transmit PCIEX4 data-signal, 100M REFCLK+/- signal, CH_DET#, PERST#, 2WRST#, I2C signal.Wherein, PCIEX4 signal and 100M REFCLK+/- letter Number DFC is directly transferred to by HFC.
PSOC is responsible for managing the sideband signals of HFC, the LED light of hard disk and be managed by GPIO EXPANDERG The sideband signals of DFC, and the communication with upstream plant is realized by I2C, to realize UBM function.
The introducing of GPIO EXPANDER can bring more succinct PSOC code, smaller PSOC encapsulation, lower PSOC Cost.Downlink interconnecting interface DFC realizes the interconnection with the U.3 storage medium of hard disk or other U.3 interfaces using U.3 standard.
The backboard of more mouth hard disks is supported if necessary to design, then increasing HFC and DFC, the PIN of increased HFC and DFC Definition designs the backboard for supporting more mouth hard disks as shown in figure 4, be connected to PSOC, GPIO EXPANDER, to PSOC, GPIO EXPANDER re-starts type selecting.
Above-mentioned, although the foregoing specific embodiments of the present invention is described with reference to the accompanying drawings, not protects model to the present invention The limitation enclosed, those skilled in the art should understand that, based on the technical solutions of the present invention, those skilled in the art are not Need to make the creative labor the various modifications or changes that can be made still within protection scope of the present invention.

Claims (5)

1. a kind of backboard for supporting more hard disks simultaneously, characterized in that include: that the uplink connecting with uplink board and more mouthfuls of hard disks connects Device is connect, it is hard to manage different type by UBM backboard Managed Solution for the downlink interconnection interface connecting with the storage medium of U.3 interface Master chip PSOC and the GPIO expander of disk;
The upper trip link actuator is connect with master chip PSOC, and the data terminal and downlink interconnecting interface data terminal of upper trip link actuator connect It connects;The master chip PSOC is connect with GPIO expander, and GPIO expander is connect with downlink interconnecting interface, and master chip PSOC passes through GPIO expander manages downlink interconnection interface sideband signals.
2. the backboard as described in claim 1 for supporting more hard disks simultaneously, characterized in that the upper trip link actuator passes through same chain Road is connect with NVME hard disk, SAS hard disk, SATA hard disc respectively.
3. the backboard as described in claim 1 for supporting more hard disks simultaneously, characterized in that the pin of the downlink interconnection interface is fixed When justice is U.3 interface standard, downlink interconnection interface is connect with U.3 interface hard disk or storage medium.
4. the backboard as described in claim 1 for supporting more hard disks simultaneously, characterized in that the PCIEX4 of the upper trip link actuator believes Number end and 100M REFCLK+/- signal end connect with downlink interconnection interface.
5. the backboard as described in claim 1 for supporting more hard disks simultaneously, characterized in that the CH_DET# of the upper trip link actuator Signal end, PERST# signal end, 2WRST# signal end, I2C signal end are connect with master chip PSOC;The CH_ of downlink interconnection interface DET# signal end, PERST# signal end, 2WRST# signal end, I2C signal end are connect with GPIO expander, master chip PSOC's I2C signal end, RESET signal end and INT# signal end are connect with GPIO expander.
CN201910091532.3A 2019-01-30 2019-01-30 Backboard that is a kind of while supporting more hard disks Withdrawn CN109739788A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910091532.3A CN109739788A (en) 2019-01-30 2019-01-30 Backboard that is a kind of while supporting more hard disks

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910091532.3A CN109739788A (en) 2019-01-30 2019-01-30 Backboard that is a kind of while supporting more hard disks

Publications (1)

Publication Number Publication Date
CN109739788A true CN109739788A (en) 2019-05-10

Family

ID=66366810

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910091532.3A Withdrawn CN109739788A (en) 2019-01-30 2019-01-30 Backboard that is a kind of while supporting more hard disks

Country Status (1)

Country Link
CN (1) CN109739788A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110377956A (en) * 2019-06-20 2019-10-25 苏州浪潮智能科技有限公司 A kind of more hard disk management backboards and method of U.2 interface
CN113110978A (en) * 2021-04-07 2021-07-13 山东英信计算机技术有限公司 Hard disk backboard lamp control device and method
CN113190084A (en) * 2021-03-25 2021-07-30 山东英信计算机技术有限公司 Hard disk backboard connecting method and device supporting hard disks with various bit widths
CN115061958A (en) * 2022-07-05 2022-09-16 中国长城科技集团股份有限公司 Hard disk identification method, identification system, storage medium and computer equipment

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110377956A (en) * 2019-06-20 2019-10-25 苏州浪潮智能科技有限公司 A kind of more hard disk management backboards and method of U.2 interface
CN110377956B (en) * 2019-06-20 2022-07-08 苏州浪潮智能科技有限公司 U.2 interface multi-hard-disk management back plate and method
CN113190084A (en) * 2021-03-25 2021-07-30 山东英信计算机技术有限公司 Hard disk backboard connecting method and device supporting hard disks with various bit widths
CN113190084B (en) * 2021-03-25 2023-08-08 山东英信计算机技术有限公司 Method and device for connecting hard disk backboard supporting multiple-bit-width hard disks
CN113110978A (en) * 2021-04-07 2021-07-13 山东英信计算机技术有限公司 Hard disk backboard lamp control device and method
CN115061958A (en) * 2022-07-05 2022-09-16 中国长城科技集团股份有限公司 Hard disk identification method, identification system, storage medium and computer equipment

Similar Documents

Publication Publication Date Title
CN109739788A (en) Backboard that is a kind of while supporting more hard disks
CN107729220B (en) A kind of design method for realizing more NVMe hard disk backboard lightings
CN110389916A (en) The system that PCIe bandwidth is distributed automatically is realized in a kind of server system
CN110377956A (en) A kind of more hard disk management backboards and method of U.2 interface
CN110622145B (en) Reconfigurable server and server rack
CN108021493A (en) A kind of system and method for the control hard disk indication lamp of simplification
CN209560436U (en) A kind of NVMe hard disk backboard
CN109062829A (en) A kind of hard disk expansion equipment
CN108563549A (en) A kind of interface hard disk state instruction control system and method based on CPLD-FPGA
CN108804360A (en) A kind of storage card of compatible SAS/SATA/NVME hard disks
CN109144918A (en) A kind of topological structure for supporting more hard-disc storages
CN103036958A (en) Server cluster high-speed memory system
CN204904151U (en) Built -in switching card
CN211427338U (en) Server mainboard based on explain majestic treaters
CN209248436U (en) A kind of expansion board clamping and server
CN109684250A (en) The interface circuit and backboard of compatible SAS, SATA, NVME hard disk
CN105653498A (en) VPX computer processing board based on VITA series standard
CN112948316A (en) AI edge computing all-in-one machine framework based on network interconnection
CN107766275A (en) A kind of hard disk backboard design system and method for supporting multiple interfaces
CN208589019U (en) Expansible type interface structure
CN109189173A (en) A kind of hard disk backboard, system and method for transmitting signals
CN109815175A (en) A kind of general NVME hard disk lighting control device and method
CN102968280A (en) Storage system, storage appliance and control appliance
CN105354165A (en) PCIE network card and server system
CN211149439U (en) OCP keysets and support NVME's OCP switching system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication
WW01 Invention patent application withdrawn after publication

Application publication date: 20190510