CN109697180A - Hardware resource expands system - Google Patents
Hardware resource expands system Download PDFInfo
- Publication number
- CN109697180A CN109697180A CN201711003915.8A CN201711003915A CN109697180A CN 109697180 A CN109697180 A CN 109697180A CN 201711003915 A CN201711003915 A CN 201711003915A CN 109697180 A CN109697180 A CN 109697180A
- Authority
- CN
- China
- Prior art keywords
- bus
- hardware
- server
- expansion device
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4081—Live connection to bus, e.g. hot-plugging
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
Abstract
The present invention relates to a kind of hardware resources to expand system, and it includes server, hardware expansion device and multiple hot plug managing devices that the hardware resource, which expands system,;In the server, arithmetic element is connected to host system management bus and multiple PCIE buses, and baseboard management controller is connected to arithmetic element and multiple substrate systems management bus;Hot plug managing device includes bus buffer unit, controller and external input/output port group;Controller is connected to baseboard management controller via substrate system management bus;External input/output port group is connected to bus buffer unit and multiple PCIE buses, and is selectively connected to hardware expansion device;Baseboard management controller control controller detects whether external input/output port group has been connected to hardware expansion device, and when server is when normal boot-strap state, transmission pays attention to signal to arithmetic element so that server establishes the on-line communication between hardware expansion device.
Description
Technical field
The present invention relates to a kind of hardware resources to expand system, especially a kind of hardware money that can establish communication connection automatically
System is expanded in source.
Background technique
As cloud operation is using more and more extensive, data center also tended in design by all kinds of resource classifications simultaneously
Chi Hua, such as resource is divided into the resources such as operation, storage and network, it then can pass through bus between different types of resource and come mutually
Connect, such as peripheral interconnection standard (Peripheral Component Interconnect Express, PCIE) bus.
In this way, in the design of hardware can more elasticity and be easy to expand.
For example, when the memory space needed for calculation server increases, data center can buy more storage device, and
Server can be connected to newly-increased storage device through PCIE bus, to meet the needs of memory space.In the prior art,
In order in the case where server continued operation, hardware expansion device be accessed or exited, designer i.e. must be by hardware
After expanding device access and before exiting hardware expansion device, corresponding attention button is pressed first to notify server.So
As soon as server can establish after the access of hardware expansion device with hardware expansion device it is online, and in hardware expansion device
It is online between end first and hardware expansion device before exiting, it is caused to avoid the not expected access of hardware expansion device or exit
The running of server is abnormal.
However such practice not only needs additional manpower, it is also desirable to originally with regard to increasing on extremely limited control panel
If button, cause using the difficulty in upper and hardware design.
Summary of the invention
An embodiment provides a kind of hardware resources to expand system, and the hardware resource expands system and includes
Server, attached signal line group and PCIE transmission line group, hardware expansion device and hot plug managing device;
The server includes arithmetic element and baseboard management controller;The arithmetic element is connected to host system management
Bus and multiple PCIE buses;The baseboard management controller is connected to arithmetic element and multiple substrate systems management bus;
The attached signal line group includes the first system management Bus Wire group and second system management Bus Wire group;Described
One System Management Bus line group selection it is connected to host system management bus and second system management Bus Wire group choosing
The first substrate System Management Bus being connected to selecting property in multiple substrate system management buses;
The first PCIE bus being connected to the PCIE transmission line group selection in multiple PCIE buses;
The hot plug managing device is connected to hardware expansion device and attached signal line group, the hot plug managing device
Including bus buffer unit, hot plug switch and controller;
The bus buffer unit is connected to the first system management Bus Wire group of attached signal line group;The hot plug is opened
Connection is connected to bus buffer unit and hardware expansion device;The controller is connected to the second system management of attached signal line group
Bus Wire group, bus buffer unit and hot plug switch, and Bus Wire group self-reference substrate management control can be managed via second system
The open state of device acquirement server;
When the server is in normal boot-strap state, the hardware expansion device transmission pays attention to signal to server;
After the server, which receives, pays attention to signal, the server is via PCIE transmission line group and the foundation of the first PCIE bus and firmly
On-line communication between part expanding device.
Preferably, when the second system management Bus Wire group of the attached signal line group is connected to the first substrate
When System Management Bus, the controller at least one hardware address according to provided by the baseboard management controller sets institute
State the hardware address of bus buffer unit.
Preferably, the hot plug managing device further includes pull-up resistor or pull down resistor, to detect the attached news
Whether the second system management Bus Wire group of number line group has physically been connected to the first substrate System Management Bus.
Preferably, both the attached signal line group and the PCIE transmission line group are integrated into a branch of transmission line.
Preferably, the hardware expansion device and the hot plug managing device are all set in identical substrate.
Another embodiment of the present invention provides a kind of hardware resources to expand system, and the hardware resource expands system packet
Include server, hardware expansion device and multiple hot plug managing devices;
The server includes arithmetic element and baseboard management controller;The arithmetic element is connected to host system management
Bus and multiple PCIE buses;The baseboard management controller is connected to arithmetic element and multiple substrate systems management bus;
The first hot plug managing device in the multiple hot plug managing device include bus buffer unit, controller and
External input/output port group;The bus buffer unit is connected to arithmetic element via host system management bus;The control
Device processed is connected to baseboard management controller via the first substrate System Management Bus of multiple substrate systems management bus;It is described outer
The first PCIE bus that input/output port group is connected in bus buffer unit and multiple PCIE buses is connect, and is selectively connected
It is connected to hardware expansion device;
The baseboard management controller controls the controller whether physically to detect external input/output port group
It is connected to hardware expansion device, and obtains the open state of server;It is described when the server is in normal boot-strap state
Baseboard management controller transmission pays attention to signal to arithmetic element, and after the arithmetic element receives attention signal, the clothes
Device be engaged in via the on-line communication between the first PCIE bus and the foundation of external input/output port group and hardware expansion device.
Preferably, described when the external input/output port group is physically connected to the hardware expansion device
Controller at least one hardware address according to provided by the baseboard management controller sets the hard of the bus buffer unit
Part address.
Preferably, the baseboard management controller is complex programmable logic device or is held by the baseboard management controller
Corresponding program go to realize.
Preferably, the first hot plug managing device further includes pull-up resistor or pull down resistor, to detect outside described
Connect whether input/output port group has physically been connected to the hardware expansion device.
Preferably, the server and the hot plug managing device are all set in identical substrate.
To sum up, hardware resource provided by the present invention expand system can voluntarily detection service device and hardware expansion device it
Between connection state voluntarily generate and transmit attention signal and in server under normal boot-strap state so that server is established
With the on-line communication of hardware expansion device.In this way, just need not push button in a manual manner again, not only operationally more
For simplicity, it can also simplify the complexity of hardware design.
Detailed description of the invention
Fig. 1 is that the hardware resource of one embodiment of the invention expands the schematic diagram of system;
Fig. 2 is that the hardware resource of another embodiment of the present invention expands the schematic diagram of system.
The reference numerals are as follows:
100,200 hardware resources expand system
110,210 server
112,212 arithmetic element
114,214 baseboard management controller
HS host system management bus
P1 to PN PCIE bus
BS1 to BSM substrate system manage bus
120 attached signal line groups
1201 the first systems manage Bus Wire group
1202 second systems manage Bus Wire group
130 PCIE transmission line groups
140,240 hardware expansion device
150,2501 to 250K hot plug managing device
152,254 bus buffer unit
154 hot plugs switch
156,252 controller
B1, B2 substrate
ALR pays attention to signal
256 external input/output port groups
Specific embodiment
The detailed features and advantage of narration the embodiment of the present invention, content are enough to make in detail in embodiments below
Have usual skill in any this field to understand the technology contents of the embodiment of the present invention and implement accordingly, and according to this specification
Disclosed content, claim and schema, phase of the present invention can be readily understood upon by having usual skill in any this field
The purpose and advantage of pass.The embodiment system viewpoint that present invention be described in more detail below, but it is non-anyways to limit this
The scope of invention.
In the so-called schematic diagram of this specification, due to illustrate and can have its size, ratio and angle etc. more
The situation of exaggeration, but be not intended to limit the invention.There can be various changes in the case where not violating main idea of the present invention.This
Outside, as used in this specification, singular " one ", "one" and " described " include plural reference, remove non-content
In addition it explicitly points out outer.
Fig. 1 is that the hardware resource of one embodiment of the invention expands the schematic diagram of system 100, and the hardware resource expands system
100 include server 110, attached signal line group 120, PCIE transmission line group 130, hardware expansion device 140 and hot plug management
Device 150.
The server 110 includes arithmetic element 112 and baseboard management controller (Board Management
Controller, BMC) 114, the arithmetic element 112 can be the processor with operational capability, including common monokaryon and more
Kernel operation processor.The arithmetic element 112 can be connected to host system management bus (System Management Bus,
SMBus) HS and N number of PCIE bus P1 to PN, N are the positive integer greater than 1.The server 110 can pass through host system management
Bus HS manages the hardware device for being connected to PCIE bus P1 to PN.For example, PCIE bus P1 to PN can be respectively connected to
Different hardware expansion devices, such as hard disk array and multiduty graphics processor (General Purpose Graphic
Processing Unit, GPGPU) array, when these hardware expansion devices are connected to PCIE bus P1 to PN, server 110
Using the state of host system management bus HS confirmation hardware expansion device, and can be according to the status information of acquirement, thoroughly
It crosses PCIE bus P1 to PN and these hardware expansion devices establishes on-line communication or release on-line communication.
The baseboard management controller 114 can other devices on the substrate of management server 110, such as temperature sensor
And fan, to reduce the burden of arithmetic element 112, and ensure that server 110 can stablize running.Due to baseboard management controller
The device that 114 needs manage is more, therefore can generally be configured with more System Management Bus.In the embodiment in figure 1, described
It is greater than 1 that baseboard management controller 114, which may connect to arithmetic element 112 and M substrate system management bus B S1 to BSM, M,
Positive integer.
In section Example of the invention, it can pass through between the server 110 and the hardware expansion device of outside attached
Belong to signal line and PCIE transmission line to be connected.For example, in Fig. 1, the attached signal line group 120 and PCIE transmission line
Group 130 may be selectively connected to server 110, that is, attached signal line group 120 and PCIE transmission line group 130 can be according to demand
It plugs in server 110.
The attached signal line group 120 can be signal needed for transmission control hardware expansion device, for example, described attached
Belonging to signal line group 120 may include the first system management Bus Wire group 1201 and second system management Bus Wire group 1202.Described
One System Management Bus line group 1201 can be selectively connected to host system management bus HS with attached signal line group 120,
And the second system management Bus Wire group 1202 can be selectively connected to substrate system management with attached signal line group 120
First substrate System Management Bus BS1 of the bus B S1 into BSM.In addition, the PCIE transmission line group 130 is then optionally
It is connected to PCIE bus P1 of the PCIE bus P1 into PN.
In Fig. 1, although the first system management Bus Wire group 1201, second system management Bus Wire group 1202 and PCIE are passed
Defeated line group 130 is all indicated with a line segment, however in fact, actually may according to its bus and the difference of transmission standard
Including not only one signal line, and it may be one group of signal line as unit of a plurality of signal line.For example, described first
System Management Bus line group 1201 may include totally two signals of data signals line and frenquency signal line needed for System Management Bus
Line, and the PCIE transmission line group 130 then can such as, but not limited to include four signal line.
In section Example of the invention, the attached signal line group 120 and PCIE transmission line group 130 can be integrated into one
Beam transmission line, and the server 110 can then be passed according to each signal in attached signal line group 120 and PCIE transmission line group 130
Corresponding interface is arranged in the sequence of defeated line, with user-friendly.In this way, which user only needs the transmission line after integrating
It is inserted into the corresponding interface of server 110, the first system Bus Wire group 1201 can be managed and be connected to host system management bus
Second system management Bus Wire group 1202 is connected to first substrate System Management Bus BS1 by HS, and by PCIE transmission line group
130 are connected to first PCIE bus P1 of the PCIE bus P1 into PN.
The hardware expansion device 140 can be used as the external hardware expanding device of server 110, and provide server 110
Required hardware resource, such as memory storage space or calculation resources.To enable hardware expansion device 140 in server 110
It is plugged during continued operation, the hardware expansion device 140 can pass through hot plug managing device 150 to trigger PCIE
The on-line communication of transmission line group 130 and server 110.
The hot plug managing device 150 may connect to hardware expansion device 140 and attached signal line group 120.The heat
Plugging managing device 150 includes bus buffer unit 152, hot plug switch 154 and controller 156.
The bus buffer unit 152 can be the buffer cell of IC bus (I2C), and can set and parse hardware
Address, to expand the hardware quantity that can be connected on IC bus.The bus buffer unit 152 may connect to attached news
The first system of number line group 120 manages Bus Wire group 1201.
The hot plug switch 154 may connect to bus buffer unit 152 and hardware expansion device 140.The controller
156 not only may connect to bus buffer unit 152 and hot plug switch 154, but also may connect to the second system of attached signal line group 120
Reason Bus Wire group 1202 under the overall leadership.
When the second system management Bus Wire group 1202 of the attached signal line group 120 is connected to first substrate system administration
When bus B S1, the controller 156 can propose to inquire to baseboard management controller 114, and according to baseboard management controller
The hardware address of workable at least hardware address setting bus buffer unit 152 provided by 114.Thus, so that it may
Ensure that the hardware address of bus buffer unit 152 will not be generated with the hardware address of other devices to conflict, and the arithmetic element
112 can manage Bus Wire group via the first system of attached signal line group 120 according to the hardware address of bus buffer unit 152
1201 control hardware expansion devices 140.
In section Example of the invention, the hot plug managing device 150 can also be arranged in the junction of bus
Pull-up resistor or pull down resistor are to judge whether the second system management Bus Wire group 1202 for detecting attached signal line group 120 is real
First substrate System Management Bus BS1 is connected on body.
In addition, the controller 156 can also manage Bus Wire group 1202 to baseboard management controller 114 via second system
The open state for obtaining server 110, when confirming server 110 is normal open state, the hardware expansion device 140
It can transmit and pay attention to signal ALR to server 110, and after server 110 receives attention signal ALR, the server 110
The on-line communication between hardware expansion device 140 can be established via PCIE transmission line group 130 and PCIE bus P1, and used
Hardware resource provided by hardware expansion device 140.
In section Example of the invention, the attention signal ALR may be, for example, an of short duration low potential pulse, and
It may also include the foot position that signal ALR is paid attention to for transmitting on the slot of server 110, therefore the hardware expansion device 140 can
It will notice that signal ALR is sent to server 110 through corresponding signal line.For example, the attached signal line group 120 also may be used
Transmission line including being used to transmit attention signal ALR, therefore user only needs the signal line group that will be put in order to be inserted into service together
The corresponding interface of device 110 can be completed to connect.
In the case, the hardware expansion device 140 can voluntarily generate when connecting server 110 and pay attention to signal
ALR, and signal ALR is paid attention to through corresponding transmission line and the transmission of foot position, so that server 110 is established and hardware expansion device
140 on-line communication, and need not push button in a manual manner again, it is not only operationally more easy, can also simplify firmly
The complexity of part design.However the present invention is not limited thereto, and in other embodiments of the invention, the attention signal ALR
It may also be the signal of other forms, and route can also be used to transmit and pay attention to signal ALR in the hardware expansion device 140.
Similarly, in section Example of the invention, the server 110 also can pass through others PCIE bus P2 to PN
It is connected with the hardware expansion device that other include hot plug managing device 150, equally to reach the effect of automatic management hot plug
Fruit.
In the embodiment in figure 1, the hot plug managing device 150 can be set to identical with hardware expansion device 140
Substrate B1, however in other embodiments of the invention, hot plug managing device 150 can also be set to and 110 phase of server
In same machine plate.
Fig. 2 is that the hardware resource of one embodiment of the invention expands system 200, and the hardware resource expands system 200 and includes
To 250K, K is the positive integer greater than 1 for server 210, hardware expansion device 240 and K hot plug managing device 2501.
The server 210 includes arithmetic element 212 and baseboard management controller 214, and the hardware resource expands system
200 with hardware resource expand system 100 it is most important the difference is that hot plug managing device 2501 to 250K can be with server 210
It is set on identical substrate B2.
The construction of hot plug managing device 2501 to the 250K are identical, and operating principle is also identical.With the first hot plug pipe
For managing device 2501, the first hot plug managing device 2501 may include controller 252, bus buffer unit 254 and outer
Connect input/output port group 256.
The controller 252 can manage first substrate System Management Bus of the bus B S1 into BSM via substrate system
BS1 is connected to baseboard management controller 214.In section Example of the invention, the controller 252 can be by complex programmable
Logic device (Complex Programmable Logic Device, CPLD) Lai Shixian, and in other examples, institute
Stating controller 252 also directly can execute corresponding function using baseboard management controller 214 to realize.
The bus buffer unit 254 can be connected to arithmetic element 212 via host system management bus HS.It is described external
Input/output port group 256 may connect to the first PCIE bus P1 of bus buffer unit 254 and PCIE bus P1 into PN, and
It may be selectively coupled to hardware expansion device 240.
That is, user can utilize corresponding transmission when being intended to hardware expansion 240 access server 210 of device
Line connects hardware expansion device 240 and external input/output port group 256, in this way, the hardware expansion device 240
The host system management bus HS and first of arithmetic element 212 is physically connected to through external input/output port group 256
PCIE bus P1.
In addition, the baseboard management controller 214 can control controller 252 to detect external input/output port group 256
Whether hardware expansion device 240 is physically connected to.For example, the first hot plug managing device 2501 can separately include
Pull-up resistor or pull down resistor, and pull-up resistor or pull down resistor are set to the connecting part of external input/output port group 256.
In this way, when external input/output port group 256 is connected through transmission line with hardware expansion device 240, it is described
Whether controller 252 can change according to the current potential of pull-up resistor or pull down resistor, and detect external input/output port group
256 with the connection status of hardware expansion device 240.
When the baseboard management controller 214 confirms that external input/output port group 256 has physically been connected to hardware and has expanded
It fills when setting 240, the baseboard management controller 214 can be inquired further to arithmetic element 212, to obtain server
210 open state.When confirming server 210 is normal open state, the baseboard management controller 214 can be transmitted
Pay attention to signal ALR to arithmetic element 212, and when arithmetic element 212 receive pay attention to signal ALR after, the server 210
The on-line communication between hardware expansion device 240 is established via the first PCIE bus P1 and external input/output port group 256,
Hardware resource provided by hardware expansion device 240 is used so as to subsequent.
In section Example of the invention, since arithmetic element 212 may only have a host system management bus
HS, therefore when external input/output port group 256 has physically been connected to hardware expansion device 240, the controller 252 may be used also
It proposes to inquire to baseboard management controller 214, and provides workable hardware address according to baseboard management controller 214 to set
The hardware address of bus buffer unit 254 is determined, in this way, when hot plug managing device 2502 to 250K and other hardware expansions
When device connects, the arithmetic element 212 can operate hot plug managing device through single host system management bus HS
2502 to 250K.
In conclusion hardware resource provided by the embodiment of the present invention expand system being capable of voluntarily detection service device and hard
Connection state between part expanding device, and in server under normal boot-strap state, it voluntarily generates and transmits attention signal
ALR, so that server establishes the on-line communication with hardware expansion device.In this way, need not just press in a manual manner again
Button, it is not only operationally more easy, it can also simplify the complexity of hardware design.
The foregoing is merely the preferred embodiments of the invention, all equivalent changes done according to scope of the present invention patent with
Modification, should all belong to the covering scope of the present invention.
Claims (10)
1. a kind of hardware resource expands system characterized by comprising
One server, comprising:
One arithmetic element is connected to a host system management bus and multiple PCIE buses;And
One baseboard management controller is connected to the arithmetic element and multiple substrate systems management bus;
One attached signal line group, comprising:
One the first system manages Bus Wire group, is selectively connected to the host system management bus;And
One second system manages Bus Wire group, one first base being selectively connected in the multiple substrate system management bus
Plate System Management Bus;
One PCIE transmission line group, one the oneth PCIE bus being selectively connected in the multiple PCIE bus;
One hardware expansion device;And
One hot plug managing device is connected to the hardware expansion device and the attached signal line group, comprising:
One bus buffer unit is connected to the first system management Bus Wire group of the attached signal line group;
One hot plug switch, is connected to the bus buffer unit and the hardware expansion device;And
One controller is connected to the second system management Bus Wire group, institute's bus buffer unit of the attached signal line group
And the hot plug switch, to manage Bus Wire group from described in baseboard management controller acquirement via the second system
One open state of server;
Wherein:
When the server is in normal boot-strap state, the hardware expansion device transmission one pays attention to signal to the service
Device;And
After the server receives the attention signal, the server is via the PCIE transmission line group and described first
PCIE bus establishes the on-line communication between the hardware expansion device.
2. hardware resource as described in claim 1 expands system, which is characterized in that when described the of the attached signal line group
When two system management Bus Wire group is connected to the first substrate System Management Bus, the controller is according to the substrate management
An at least hardware address provided by controller sets a hardware address of the bus buffer unit.
3. hardware resource as described in claim 1 expands system, which is characterized in that the hot plug managing device further includes one
Whether pull-up resistor or a pull down resistor, the second system to detect the attached signal line group manage Bus Wire group
Physically it is connected to the first substrate System Management Bus.
4. hardware resource as described in claim 1 expands system, which is characterized in that the attached signal line group and the PCIE
Both transmission line groups are integrated into a branch of transmission line.
5. hardware resource as described in claim 1 expands system, which is characterized in that the hardware expansion device and the heat are inserted
It pulls out managing device and is all set in an identical substrate.
6. a kind of hardware resource expands system characterized by comprising
One server, comprising:
One arithmetic element is connected to a host system management bus and multiple PCIE buses;And
One baseboard management controller is connected to the arithmetic element and multiple substrate systems management bus;
One hardware expansion device;And
Multiple hot plug managing devices, one first hot plug managing device in the multiple hot plug managing device include:
One bus buffer unit is connected to the arithmetic element via the host system management bus;
One controller is connected to described via the first substrate System Management Bus in the multiple substrate system management bus
Baseboard management controller;And
One external input/output port group, one first be connected in the bus buffer unit and the multiple PCIE bus
PCIE bus, and it is selectively connected to the hardware expansion device;
Wherein:
The baseboard management controller controls the controller whether physically to detect the external input/output port group
It is connected to the hardware expansion device, and obtains an open state of the server;
When the server is in normal boot-strap state, the baseboard management controller transmission one pays attention to signal to the operation
Unit;And
After the arithmetic element receives the attention signal, the server is via the first PCIE bus and described outer
Connect the on-line communication that input/output port group is established between the hardware expansion device.
7. hardware resource as claimed in claim 6 expands system, which is characterized in that when the external input/output port group
When being physically connected to the hardware expansion device, the controller is at least one according to provided by the baseboard management controller
Hardware address sets a hardware address of the bus buffer unit.
8. hardware resource as claimed in claim 6 expands system, which is characterized in that the baseboard management controller is one complicated
Programmable logic device executes corresponding program by the baseboard management controller to realize.
9. hardware resource as claimed in claim 6 expands system, which is characterized in that the first hot plug managing device is also wrapped
Include a pull-up resistor or a pull down resistor, to detect the external input/output port group whether be physically connected to it is described
Hardware expansion device.
10. hardware resource as claimed in claim 6 expands system, which is characterized in that the server and the hot plug pipe
Reason device is all set in an identical substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711003915.8A CN109697180B (en) | 2017-10-24 | 2017-10-24 | Hardware resource expansion system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711003915.8A CN109697180B (en) | 2017-10-24 | 2017-10-24 | Hardware resource expansion system |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109697180A true CN109697180A (en) | 2019-04-30 |
CN109697180B CN109697180B (en) | 2022-03-29 |
Family
ID=66227952
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201711003915.8A Active CN109697180B (en) | 2017-10-24 | 2017-10-24 | Hardware resource expansion system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109697180B (en) |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101488878A (en) * | 2008-05-23 | 2009-07-22 | 华为技术有限公司 | Intelligence platform interface management apparatus and server |
CN102455989A (en) * | 2010-10-27 | 2012-05-16 | 英业达股份有限公司 | Hot-plug control system |
CN102662903A (en) * | 2012-03-31 | 2012-09-12 | 浪潮电子信息产业股份有限公司 | Method for realizing hot-plug of PCIE equipment by CPLD or FPGA |
TW201445325A (en) * | 2013-05-16 | 2014-12-01 | Aspeed Technology Inc | Baseboard management system architecture |
CN105095142A (en) * | 2015-06-24 | 2015-11-25 | 曙光信息产业(北京)有限公司 | System and method for controlling expander card |
US20160196194A1 (en) * | 2014-12-17 | 2016-07-07 | Quanta Computer Inc. | Automatic hardware recovery system |
US20160275027A1 (en) * | 2015-03-16 | 2016-09-22 | Dell Products, Lp | System and Method to Avoid SMBus Address Conflicts via a Baseboard Management Controller |
CN206162518U (en) * | 2016-11-03 | 2017-05-10 | 郑州云海信息技术有限公司 | Use PCIE hot plug IOBOX integrated circuit board in 8 way servers on purley platform |
CN106815163A (en) * | 2015-12-02 | 2017-06-09 | 上海兆芯集成电路有限公司 | Have the System on Chip/SoC and its PCI-E root port controllers of warm connection function |
-
2017
- 2017-10-24 CN CN201711003915.8A patent/CN109697180B/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101488878A (en) * | 2008-05-23 | 2009-07-22 | 华为技术有限公司 | Intelligence platform interface management apparatus and server |
CN102455989A (en) * | 2010-10-27 | 2012-05-16 | 英业达股份有限公司 | Hot-plug control system |
CN102662903A (en) * | 2012-03-31 | 2012-09-12 | 浪潮电子信息产业股份有限公司 | Method for realizing hot-plug of PCIE equipment by CPLD or FPGA |
TW201445325A (en) * | 2013-05-16 | 2014-12-01 | Aspeed Technology Inc | Baseboard management system architecture |
US20160196194A1 (en) * | 2014-12-17 | 2016-07-07 | Quanta Computer Inc. | Automatic hardware recovery system |
US20160275027A1 (en) * | 2015-03-16 | 2016-09-22 | Dell Products, Lp | System and Method to Avoid SMBus Address Conflicts via a Baseboard Management Controller |
CN105095142A (en) * | 2015-06-24 | 2015-11-25 | 曙光信息产业(北京)有限公司 | System and method for controlling expander card |
CN106815163A (en) * | 2015-12-02 | 2017-06-09 | 上海兆芯集成电路有限公司 | Have the System on Chip/SoC and its PCI-E root port controllers of warm connection function |
CN206162518U (en) * | 2016-11-03 | 2017-05-10 | 郑州云海信息技术有限公司 | Use PCIE hot plug IOBOX integrated circuit board in 8 way servers on purley platform |
Non-Patent Citations (1)
Title |
---|
熊庭刚,马中: ""基于CPCI热切换技术实现高可用适度并行系统"", 《计算机工程与设计》 * |
Also Published As
Publication number | Publication date |
---|---|
CN109697180B (en) | 2022-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9934187B2 (en) | Hot-pluggable computing system | |
CN102223394B (en) | Methods and servers to provide remote direct access of solid-state storage | |
TW518472B (en) | Variable slot configuration for multi-speed bus | |
US4684885A (en) | Arrangement for on-line diagnostic testing of an off-line standby processor in a duplicated processor configuration | |
JP5714590B2 (en) | Remote access of elevator control systems with multiple subsystems | |
CN105302248B (en) | Chipset and server system | |
CN106326160A (en) | Processing system and processing method | |
CN101126952A (en) | Remote monitor module for power initialization of computer system | |
KR100222364B1 (en) | Logical address bus architecture for multiple processor systems | |
CN112015689B (en) | Method, system and device for switching serial port output paths and switch | |
CN110968352B (en) | Reset system and server system of PCIE equipment | |
US10783109B2 (en) | Device management messaging protocol proxy | |
US20180210851A1 (en) | Apparatus, method, and electronic device for implementing solid-state drive data interaction | |
CN109426566A (en) | Using switches to connect accelerator resources | |
CN102346707A (en) | Server system and operation method thereof | |
WO2020048174A1 (en) | Fault diagnosis system and server | |
CN103019905A (en) | Substrate managing controller and data processing method thereof | |
CN105549696A (en) | Rack-mounted server system with case management function | |
CN109697179A (en) | Hardware resource expands system and heat insertion managing device | |
JP2019121338A (en) | Equipment rack and method for guaranteeing state report from equipment rack | |
US20060218348A1 (en) | System and method for multiple cache-line size communications | |
US20190068172A1 (en) | Counter circuitry and method | |
CN117312067A (en) | Network card debugging system, method, equipment and storage medium | |
CN109697180A (en) | Hardware resource expands system | |
CN116126400A (en) | Circuit and method for synchronously configuring register and synchronous configuration module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |