CN109655803A - A kind of two dimension array radar signal processing system through walls based on embedded architecture - Google Patents
A kind of two dimension array radar signal processing system through walls based on embedded architecture Download PDFInfo
- Publication number
- CN109655803A CN109655803A CN201910029991.9A CN201910029991A CN109655803A CN 109655803 A CN109655803 A CN 109655803A CN 201910029991 A CN201910029991 A CN 201910029991A CN 109655803 A CN109655803 A CN 109655803A
- Authority
- CN
- China
- Prior art keywords
- module
- array
- cortex
- processing
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
- G01S7/41—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00 using analysis of echo signal for target characterisation; Target signature; Target cross-section
- G01S7/411—Identification of targets based on measurements of radar reflectivity
Landscapes
- Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
The two dimension array radar signal processing system through walls based on embedded architecture that the present invention provides a kind of, by radio-frequency front-end acquisition two dimension array signal through walls, which is sent to integrated level is high, carry out information processing in comprehensive strong rear end two-dimensional array Radar Signal Processing System and two-dimensional imaging works.By the present invention in that using the Cortex-M3 based on ARM framework as control kernel, combine the Cortex-M4 based on ARM framework as process kernel and carries out data processing, obtain the double-core signal processing system based on ARM hardware structure, bay is divided by submatrix in two-dimensional array radio-frequency module simultaneously, and echo signal reception and data processing work are carried out, it is final to realize that integrated level is high and the two dimension array radar signal processing system through walls of transimission and storage function is handled with high-speed data.
Description
Technical field
The present invention relates to through-wall radar imaging processing technology field, especially a kind of array radar signal processing through walls system
System.
Background technique
Document " a kind of 8 channel number word array module of UHF waveband design [J] fire control radar technology, 2016,45 (04): 69-
73+97 " discloses the 8 channel number word Array Design module of UHF waveband of primary active mixing schemes.The design inside modules are integrated
8 mutually independent analog transceiver channels, 8 channel number words receive, 8 channel number word waveforms generate and local oscillator power splitter, clock
The parts such as distributor, distributed generation resource, data transmission and photoelectric conversion, single channel transmitting output pulse peak power are greater than
180W, signal-to-noise ratio is greater than 55dB in arteries and veins, and pulse top drop is less than 1dB, receives noise coefficient and is less than 2dB, received signal to noise ratio is greater than
55dB, interchannel isolation are greater than 30dB.The digital array module has the characteristics that integrated level is high, interface is succinct.
Design described in document uses UHF waveband, which is in microwave low-frequency band, since the digital array designs module
It is a kind of higher small device of integrated level, therefore is unable to satisfy the higher-frequency radar signal receipts of 20GHz or more from hardware configuration
Hair requires；In addition, the design contains only digital transmitting and receiving module, photoelectric conversion and optical fiber and digital in the processing terminal for receiving signal
Baseband signal, therefore peripheral equipment and terminal processing system is also needed to calculate received two-dimensional digital array signal
Method processing and image forming job.
Summary of the invention
For overcome the deficiencies in the prior art, in order to improve the resolution ratio of through-wall radar imaging, the present invention provides a kind of base
In the two dimension array radar signal processing system through walls of embedded architecture.The system is that a kind of two dimension based on embedded architecture is worn
Wall array radar signal processing system is ground mainly for the two dimension array target imaging processing system through walls under special objective environment
Study carefully, by radio-frequency front-end acquisition two dimension array signal through walls, it is high, comprehensive strong which is sent to integrated level
Information processing and two-dimensional imaging work are carried out in the two-dimensional array Radar Signal Processing System of rear end.
The technical solution adopted by the present invention to solve the technical problems is:
A kind of two dimension array radar signal processing system through walls based on embedded architecture, including two-dimensional array radio frequency mould
Block, array data acquisition processing module, Digital Array Radar image formation processing platform, MCU main control module and power module；Two
Tie up array radio-frequency module generate array element submatrix echo data, array data acquisition processing module by GPIO mouthfuls to communication data into
Row obtains, and the information obtained by different channels forms two-dimensional array data information；The processing of Digital Array Radar image formation is flat
Platform carries out image algorithm processing to target using the Cortex-M4 process kernel based on embedded architecture, and imaging results are existed
It is shown in display control module；Key control unit of the MCU main control module as system controls interior verification using Cortex-M3
Between MCU main control module and array data acquisition processing module, MCU main control module and digital array radar signal imaging it is flat
Data communication control is carried out between platform；Power module is respectively two-dimensional array radio-frequency module, array data acquisition processing module, number
Word array radar signal imaging platform and the power supply of MCU main control module.
The two-dimensional array radio-frequency module includes transmitting antenna array element, receiving antenna array element, radio-frequency pulse module and returns
Wave array signal output module, radio-frequency pulse module generates the high-frequency impulse of 20GHz or more, using the hair of distributed MIMO radar
It penetrates bay and higher-frequency radar pulse is oriented transmitting to space, so that each antenna is obtained flexible beam position, in turn
Combisweep and detection convenient for wave beam；Receiving antenna array element is poised for battle column reflection echo and is received, receive process and transmitting day
Linear array member is corresponding, and mutiple antennas array element constitutes a submatrix, that is, forms the echo received signal of different submatrixs；It will obtain not
Echo received signal with submatrix is transmitted in array data acquisition processing module by echo array signal output module.
The MCU main control module includes that Cortex-M3 controls kernel, erasable read-only memory and clock module,
Cortex-M3 control kernel is connected with erasable read-only memory, and Cortex-M3 control kernel is made to read erasable read-only storage
Device, clock module are connected with Cortex-M3 control kernel and provide operating clock signals；Verification two dimension in Cortex-M3 control
Array radio-frequency module, array data acquisition processing module and digital array radar signal imaging platform carry out logic control,
And then make the higher frequency probe signals of two-dimensional array radio-frequency module transmitting 20GHz or more, and receive to echo-signal by submatrix
Processing；It is acquired array data acquisition processing module to data, forms the two-dimensional array data letter that can be used for signal processing
Breath；Imaging is carried out to two-dimensional array data by Digital Array Radar image formation processing platform, and institute's total will be handled
It is shown according in display control module.
The array data acquisition processing module includes that general GPIO array data receives serial ports, firmware library processing module
With external FLASH module, controlled when the Cortex-M3 control kernel arrayed data acquisition processing module of MCU main control module is sent
When signal processed, general GPIO array data receives serial ports to the son of the echo array signal output module of two-dimensional array radio-frequency module
Battle array data carry out Multi-serial port reception, handle mould using the bottom firmware library construction of function firmware library of Cortex-M4 process kernel
Block, by two-dimensional array processing data information, to form the two-dimensional array data information for being suitable for signal processing；It will obtain again
Two-dimensional array data information memory is to external FLASH module, after completing to data storage operations in external FLASH module,
Response signal is sent to the Cortex-M3 of MCU main control module control kernel.
The Digital Array Radar image formation processing platform include Cortex-M4 process kernel, imaging algorithm module,
External FLASH module and display control module, when MCU main control module Cortex-M3 control kernel to digital array radar signal at
When sending control signal as processing platform, Cortex-M4 process kernel reads two-dimensional array data letter from external FLASH module
Breath carries out image-forming information processing by imaging algorithm module to two-dimensional array data information；The imaging algorithm module utilizes
The function of the firmware library construction of function BP after image projection algorithm of Cortex-M4 process kernel encapsulates, and then obtains fast and accurately
Two-dimensional array data imaging handles information；Two-dimensional array data imaging processing information is stored to external FLASH module, completion is worked as
After the storage operation of two-dimensional array data imaging processing information, display control module reads corresponding data from external FLASH module,
And imaging operation is carried out on a display screen；After Digital Array Radar image formation processing platform completes imaging operation, to MCU master
The Cortex-M3 control kernel for controlling module sends response signal.
The power module includes pressure regulator power supply module and digital-to-analogue conversion power supply interface module, is adjusted in the power module
Transformer power-supply module is the supplying digital circuits in whole system, and wherein digital circuit includes two-dimensional array radio-frequency module, array
Digital sampling and processing, Digital Array Radar image formation processing platform and MCU main control module；Pressure regulator operates in operation mould
Formula or stop mode or standby mode, pressure regulator is operational mode when normal work, and pressure regulator is to stop mould after power supply
Formula, pressure regulator booting but not supplying power for outside are standby mode；In order to improve conversion accuracy, power module is directed to array data acquisition
Processing module converts power supply interface module equipped with independent digital-to-analogue, convenient individually to be filtered to reception analog signal.
The beneficial effects of the invention are as follows, as control kernel, combined and be based on by using the Cortex-M3 based on ARM framework
The Cortex-M4 of ARM framework carries out data processing as process kernel, obtains the double-core signal processing based on ARM hardware structure
System, while dividing bay by submatrix in two-dimensional array radio-frequency module, and carry out echo signal reception and number
According to processing work, the final two dimension array radar through walls realized that integrated level is high and there is high-speed data processing transimission and storage function
Signal processing system.
Detailed description of the invention
Fig. 1 is a kind of structural representation of the two dimension array radar signal processing system through walls based on embedded architecture of the present invention
Figure.
Fig. 2 is the structural schematic diagram of two-dimensional array radio-frequency module of the present invention.
Fig. 3 is the structural schematic diagram of array data acquisition processing module of the present invention.
Fig. 4 is the two-dimensional array processing data information flow chart of array data acquisition processing module of the present invention.
Fig. 5 is the structural schematic diagram of Digital Array Radar image formation processing platform of the present invention.
Fig. 6 is the structural schematic diagram of MCU main control module of the present invention.
Fig. 7 is the structural schematic diagram of power module of the present invention.
Specific embodiment
Present invention will be further explained below with reference to the attached drawings and examples.
The above is merely an overview of the technical solutions of the present invention, for clear interpretation technological means of the invention, below in conjunction with
Attached drawing in the embodiment of the present invention, technical scheme in the embodiment of the invention is clearly and completely described.
A kind of two dimension array radar signal processing system through walls based on embedded architecture, including two-dimensional array radio frequency mould
Block, array data acquisition processing module, Digital Array Radar image formation processing platform, MCU main control module and power module；Two
Tie up array radio-frequency module generate array element submatrix echo data, array data acquisition processing module by GPIO mouthfuls to communication data into
Row obtains, and the information obtained by different channels forms two-dimensional array data information；The processing of Digital Array Radar image formation is flat
Platform carries out image algorithm processing to target using the Cortex-M4 process kernel based on embedded architecture, and imaging results are existed
It is shown in display control module；Key control unit of the MCU main control module as system controls interior verification using Cortex-M3
Between MCU main control module and array data acquisition processing module, MCU main control module and digital array radar signal imaging it is flat
Data communication control is carried out between platform；Power module is respectively two-dimensional array radio-frequency module, array data acquisition processing module, number
Word array radar signal imaging platform and the power supply of MCU main control module.
The two-dimensional array radio-frequency module includes transmitting antenna array element, receiving antenna array element, radio-frequency pulse module and returns
Wave array signal output module, radio-frequency pulse module generates the high-frequency impulse of 20GHz or more, using the hair of distributed MIMO radar
It penetrates bay and higher-frequency radar pulse is oriented transmitting to space, so that each antenna is obtained flexible beam position, in turn
Combisweep and detection convenient for wave beam；Receiving antenna array element is poised for battle column reflection echo and is received, receive process and transmitting day
Linear array member is corresponding, and mutiple antennas array element constitutes a submatrix, that is, forms the echo received signal of different submatrixs；It will obtain not
Echo received signal with submatrix is transmitted in array data acquisition processing module by echo array signal output module.
The MCU main control module includes that Cortex-M3 controls kernel, erasable read-only memory and clock module,
Cortex-M3 control kernel is connected with erasable read-only memory, and Cortex-M3 control kernel is made to read erasable read-only storage
Device, clock module are connected with Cortex-M3 control kernel and provide operating clock signals；Verification two dimension in Cortex-M3 control
Array radio-frequency module, array data acquisition processing module and digital array radar signal imaging platform carry out logic control,
And then make the higher frequency probe signals of two-dimensional array radio-frequency module transmitting 20GHz or more, and receive to echo-signal by submatrix
Processing；It is acquired array data acquisition processing module to data, forms the two-dimensional array data letter that can be used for signal processing
Breath；Imaging is carried out to two-dimensional array data by Digital Array Radar image formation processing platform, and institute's total will be handled
It is shown according in display control module.
The array data acquisition processing module includes that general GPIO array data receives serial ports, firmware library processing module
With external FLASH module, controlled when the Cortex-M3 control kernel arrayed data acquisition processing module of MCU main control module is sent
When signal processed, general GPIO array data receives serial ports to the son of the echo array signal output module of two-dimensional array radio-frequency module
Battle array data carry out Multi-serial port reception, handle mould using the bottom firmware library construction of function firmware library of Cortex-M4 process kernel
Block, by two-dimensional array processing data information, to form the two-dimensional array data information for being suitable for signal processing；It will obtain again
Two-dimensional array data information memory is to external FLASH module, after completing to data storage operations in external FLASH module,
Response signal is sent to the Cortex-M3 of MCU main control module control kernel.
The Digital Array Radar image formation processing platform include Cortex-M4 process kernel, imaging algorithm module,
External FLASH module and display control module, when MCU main control module Cortex-M3 control kernel to digital array radar signal at
When sending control signal as processing platform, Cortex-M4 process kernel reads two-dimensional array data letter from external FLASH module
Breath carries out image-forming information processing by imaging algorithm module to two-dimensional array data information；The imaging algorithm module utilizes
The function of the firmware library construction of function BP after image projection algorithm of Cortex-M4 process kernel encapsulates, and then obtains fast and accurately
Two-dimensional array data imaging handles information；Two-dimensional array data imaging processing information is stored to external FLASH module, completion is worked as
After the storage operation of two-dimensional array data imaging processing information, display control module reads corresponding data from external FLASH module,
And imaging operation is carried out on a display screen；After Digital Array Radar image formation processing platform completes imaging operation, to MCU master
The Cortex-M3 control kernel for controlling module sends response signal.
The power module includes pressure regulator power supply module and digital-to-analogue conversion power supply interface module, is adjusted in the power module
Transformer power-supply module is the supplying digital circuits in whole system, and wherein digital circuit includes two-dimensional array radio-frequency module, array
Digital sampling and processing, Digital Array Radar image formation processing platform and MCU main control module；Pressure regulator operates in operation mould
Formula or stop mode or standby mode, pressure regulator is operational mode when normal work, and pressure regulator is to stop mould after power supply
Formula, pressure regulator booting but not supplying power for outside are standby mode；In order to improve conversion accuracy, power module is directed to array data acquisition
Processing module converts power supply interface module equipped with independent digital-to-analogue, convenient individually to be filtered to reception analog signal.
The composition for showing a kind of two dimension array radar signal processing system through walls based on embedded architecture referring to Fig.1 shows
It is intended to, with the two-dimensional array radio-frequency module seat original echo two-dimensional array signal source of Fig. 2, in the Cortex-M3 control of Fig. 6
Core is handled as system control unit with the Digital Array Radar image formation of the array data acquisition processing module of Fig. 3 and Fig. 5
Hardware realization platform of the platform as system is powered support with the electric power source pair of module whole system of Fig. 7, is to input jointly
The two-dimensional array signal of system carries out data processing work.
Referring to Fig. 2, two-dimensional array radio-frequency module occurs circuit using the high-frequency impulse in radio-frequency pulse module and generates 20GHz
Above high-frequency electromagnetic pulse；Transmitting array element and reception array element are divided into several submatrixs, and each submatrix is by 9 array element structures
At receiving antenna receives reflection echo as unit of submatrix, obtains the echo-signal of different submatrixs；The difference that will be obtained
Submatrix echo data is transmitted in array data acquisition processing module by echo array signal output module.
Referring to Fig. 3, array data acquisition processing module includes that general GPIO array data receives serial ports, firmware library processing mould
Block and outside FLASH module.
The general GPIO array data receives serial ports and exports to the echo array signal of the two-dimensional array radio-frequency module
The submatrix data of module carry out Multi-serial port reception；The GPIO of Cortex-M4 process kernel is divided into multiple groups, and every group has 16 to draw
Foot, GPIO pin are connected with external equipment, to realize the function with external communication, control and data acquisition.
The firmware library processing module refers to the embeded processor API Calls interface that MCU main control module is included and interior
Algorithm process and Structural functional equation may be implemented using encapsulation register banks function in portion's register resources, and will be from general
GPIO array data receive the submatrix data that receive of serial ports be processed into suitable for Digital Array Radar image formation processing platform into
The two-dimensional array data information of row signal processing.
Again by the obtained two-dimensional array data information memory to the external FLASH module, when completion is to described outer
After data storage operations in portion's FLASH module, response signal is sent to the Cortex-M3 of MCU main control module control kernel.
Referring to Fig. 4, the two-dimensional array processing data information process of array data acquisition processing module is as follows:
Array data acquisition processing module is defeated from the echo array signal by general GPIO array data reception serial ports
Obtain corresponding to the radar return data of different submatrixs in module out.
The data acquired are sent to firmware library processing module and carry out two-dimensional array processing data information.
The processing arithmetic principle that firmware library processing module includes is as follows:
Different submatrixs are numbered, n submatrix is amounted to, define rnIndicate the echo data received in n-th of submatrix,
Define skIndicate the wave data emitted in k-th of submatrix.
In each reception submatrix channel n, by echo-signal rnWith transmitting signal skComputing cross-correlation is done, i.e.,
∫r1(t)s1(t-τ)dt (1)
In the submatrix channel in the integration type of n cross-correlation, the reception signal r received in the n of submatrix channel is foundnWith
Emit signal skCross correlation value it is maximum, echo-signal r corresponding to the cross-correlation maximumnAs with transmitting signal skPhase
The echo-signal matched；At this point, illustrate that the echo-signal that submatrix channel n is received is the high-frequency impulse echo that k-th of submatrix is emitted,
Therefore, it is filtered in remaining n-1 submatrix channel by Cross Correlation Matching, what is be similarly obtained is the height that k-th of array element is emitted
Frequency pulse echo.
The submatrix n echo-signal for receiving submatrix k is defined as Snk, the submatrix k echo-signal for receiving submatrix n is defined as
Skn, according to heterogeneite theorem: n-th of submatrix transmitting signal, k-th of submatrix reception signal and k-th of submatrix transmitting signal,
N-th submatrix receive target scattering coefficient observed by signal be it is identical, i.e.,
Snk=Snk (2)
Heterogeneite channel echoes signal is overlapped, and pulse correlative accumulation is carried out according to Doppler frequency shift.Passing through
After the coherent superposition operation of different submatrix channels, detected by registration, it is available accurately to obtain two-dimensional array data information, and
Binary format is saved into, is stored into external FLASH module, Digital Array Radar image formation processing platform pair is convenient for
Data are called to work with imaging.
Referring to Fig. 5, Digital Array Radar image formation processing platform includes Cortex-M4 process kernel, imaging algorithm mould
Block, outside FLASH module and display control module.
The Cortex-M4 process kernel reads two-dimensional array data information from the external FLASH module, and should
Information is sent in imaging algorithm module.
Imaging algorithm module is constructed by the bottom firmware library function of Cortex-M4 process kernel based on register manipulation
The BP algorithm constructed is carried out procedural encapsulation, and two-dimensional array data information is sent into encapsulation letter by BP after image projection algorithm
Image algorithm processing is carried out in number, to obtain two-dimensional array data imaging processing information.
Two-dimensional array data imaging processing information is stored to external FLASH module, when completion is to the two-dimentional battle array
After the storage operation of column data imaging information, display control module reads respective two-dimensional array data from external FLASH module
Imaging information, and imaging operation is carried out on a display screen；When Digital Array Radar image formation processing platform is completed to be imaged
After operation, response signal is sent to the Cortex-M3 of MCU main control module control kernel.
The core that kernel is MCU main control module is controlled referring to Fig. 6, Cortex-M3, to the logic of internal system and intermodule
Timing, clock signal and triggering feedback signal are controlled；Cortex-M3 controls interior nuclear control two-dimensional array radio-frequency module transmitting
Higher frequency probe signals, and reception processing is carried out to echo-signal by submatrix；Carry out array data acquisition processing module to data
Acquisition forms the two-dimensional array data information that can be used for signal processing；Pass through Digital Array Radar image formation processing platform pair
Two-dimensional array data carry out imaging, and processing the data obtained is shown in display control module.
Clock module is used to provide the Cortex-M3 clock signal of control kernel, and erasable read-only memory is for storing
Instruction set and GPIO mouthfuls it is data cached.
Referring to Fig. 7, the power module of system includes pressure regulator power supply module and digital-to-analogue conversion power supply interface module.In power supply
Pressure regulator power supply module is the supplying digital circuits in whole system in module, including two-dimensional array radio-frequency module, array
Digital sampling and processing, Digital Array Radar image formation processing platform and MCU main control module；Regulator output voltage is
1.2V may operate in operational mode, stop mode and standby mode.
In order to improve conversion accuracy, power module is for array data acquisition processing module equipped with independent digital-to-analogue conversion electricity
Source interface module, convenient individually to be filtered to reception analog signal, the working power of digital-to-analogue conversion power supply interface module makes
It is inputted with VDDA pin, uses VSSA as connecting independently, VREF pin then converts power supply interface module for digital-to-analogue and provides
Measure the reference voltage used.
Above to a kind of two dimension array radar signal processing system through walls based on embedded architecture provided by the present invention
It is described in detail.In specification modules using functional module divide and it is layer-by-layer it is progressive by the way of describe, each module
What is illustrated is all its specific function and the signal processing for entering and exiting the module, the parameter tune between each functional module
With very apparent with information transfering relation.
In conjunction with managing unit and step everywhere in invention, can be realized with the combination of hardware and software, in order to clearly
Illustrate the correlation of the two functionally, describes the composition and step of each functions of modules according to function in the above description
Suddenly.Professional technician is it should be appreciated that be illustrative of the invention above embodiment, and be not used as to of the invention
Constraint condition, in a certain range to above embodiment make it is appropriate change and variation all in claimed model of the invention
In enclosing.
Claims (1)
1. a kind of two dimension array radar signal processing system through walls based on embedded architecture, including two-dimensional array radio-frequency module,
Array data acquisition processing module, Digital Array Radar image formation processing platform, MCU main control module and power module, it is special
Sign is:
The two-dimensional array radio-frequency module generates array element submatrix echo data, and array data acquisition processing module is right by GPIO mouthfuls
Communication data is obtained, and the information obtained by different channels forms two-dimensional array data information；Digital Array Radar signal
Imaging platform carries out image algorithm processing to target using the Cortex-M4 process kernel based on embedded architecture, and will
Imaging results are shown in display control module；Key control unit of the MCU main control module as system, utilizes Cortex-M3
In control between verification MCU main control module and array data acquisition processing module, MCU main control module and digital array radar signal
Data communication control is carried out between imaging platform；Power module is respectively two-dimensional array radio-frequency module, array data acquisition
Processing module, Digital Array Radar image formation processing platform and the power supply of MCU main control module；
The two-dimensional array radio-frequency module includes transmitting antenna array element, receiving antenna array element, radio-frequency pulse module and echo battle array
Column signal output module, radio-frequency pulse module generates the high-frequency impulse of 20GHz or more, using the transmitting day of distributed MIMO radar
Higher-frequency radar pulse is oriented transmitting to space by linear array member, so that each antenna is obtained flexible beam position, and then be convenient for
The Combisweep of wave beam and detection；Receiving antenna array element is poised for battle column reflection echo and is received, receive process and launching antenna array
Member is corresponding, and mutiple antennas array element constitutes a submatrix, that is, forms the echo received signal of different submatrixs；Difference that will be obtained
The echo received signal of battle array is transmitted in array data acquisition processing module by echo array signal output module；
The MCU main control module includes Cortex-M3 control kernel, erasable read-only memory and clock module, Cortex-
M3 control kernel is connected with erasable read-only memory, and Cortex-M3 control kernel is made to read erasable read-only memory, clock
Module is connected with Cortex-M3 control kernel and provides operating clock signals；Two-dimensional array radio frequency is checked in Cortex-M3 control
Module, array data acquisition processing module and digital array radar signal imaging platform carry out logic control, and then make two
The higher frequency probe signals of array radio-frequency module transmitting 20GHz or more are tieed up, and reception processing is carried out to echo-signal by submatrix；Make battle array
Column data acquisition processing module is acquired data, forms the two-dimensional array data information that can be used for signal processing；Pass through number
Word array radar signal imaging platform carries out imaging to two-dimensional array data, and processing the data obtained is being shown control mould
It is shown on block；
The array data acquisition processing module includes that general GPIO array data receives serial ports, firmware library processing module and outer
Portion's FLASH module, when the Cortex-M3 control kernel arrayed data acquisition processing module of MCU main control module sends control letter
Number when, general GPIO array data receives serial ports to the submatrix number of the echo array signal output module of two-dimensional array radio-frequency module
According to Multi-serial port reception is carried out, the bottom firmware library construction of function firmware library processing module of Cortex-M4 process kernel, warp are utilized
Two-dimensional array processing data information is crossed, to form the two-dimensional array data information for being suitable for signal processing；The two dimension that will be obtained again
The storage of array data information is to external FLASH module, after completing to data storage operations in external FLASH module, to MCU
The Cortex-M3 control kernel of main control module sends response signal；
The Digital Array Radar image formation processing platform includes Cortex-M4 process kernel, imaging algorithm module, outside
FLASH module and display control module, when MCU main control module Cortex-M3 control kernel to digital array radar signal imaging at
When platform sends control signal, Cortex-M4 process kernel reads two-dimensional array data information from external FLASH module,
Image-forming information processing is carried out by imaging algorithm module to two-dimensional array data information；The imaging algorithm module utilizes
The function of the firmware library construction of function BP after image projection algorithm of Cortex-M4 process kernel encapsulates, and then obtains fast and accurately
Two-dimensional array data imaging handles information；Two-dimensional array data imaging processing information is stored to external FLASH module, completion is worked as
After the storage operation of two-dimensional array data imaging processing information, display control module reads corresponding data from external FLASH module,
And imaging operation is carried out on a display screen；After Digital Array Radar image formation processing platform completes imaging operation, to MCU master
The Cortex-M3 control kernel for controlling module sends response signal；
The power module includes that pressure regulator power supply module and digital-to-analogue convert power supply interface module, in the power module pressure regulator
Power supply module is the supplying digital circuits in whole system, and wherein digital circuit includes two-dimensional array radio-frequency module, array data
Acquisition processing module, Digital Array Radar image formation processing platform and MCU main control module；Pressure regulator operate in operational mode or
Stop mode or standby mode, pressure regulator is operational mode when normal work, and pressure regulator is stop mode after power supply, is adjusted
Depressor booting but not supplying power for outside are standby mode；In order to improve conversion accuracy, power module is for array data acquisition processing
Module converts power supply interface module equipped with independent digital-to-analogue, convenient individually to be filtered to reception analog signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910029991.9A CN109655803B (en) | 2019-01-11 | 2019-01-11 | Two-dimensional through-wall array radar signal processing system based on embedded architecture |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910029991.9A CN109655803B (en) | 2019-01-11 | 2019-01-11 | Two-dimensional through-wall array radar signal processing system based on embedded architecture |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109655803A true CN109655803A (en) | 2019-04-19 |
| CN109655803B CN109655803B (en) | 2022-09-02 |
Family
ID=66119815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910029991.9A Active CN109655803B (en) | 2019-01-11 | 2019-01-11 | Two-dimensional through-wall array radar signal processing system based on embedded architecture |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109655803B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101588175A (en) * | 2009-06-24 | 2009-11-25 | 北京理工大学 | FPGA array processing board |
| CN101995566A (en) * | 2010-10-15 | 2011-03-30 | 西安电子科技大学 | System and method for forming digital wave beams of two-dimensional digital array radar |
| TW201423138A (en) * | 2012-12-13 | 2014-06-16 | Ind Tech Res Inst | Pulse radar ranging apparatus and ranging algorithm thereof |
| CN107167773A (en) * | 2017-05-10 | 2017-09-15 | 湖北航天技术研究院总体设计所 | Radar Signal Processing System and Design Internet Applications method based on VPX platforms |
| CN108303680A (en) * | 2018-01-04 | 2018-07-20 | 厦门兴康信科技股份有限公司 | The signal and data processing terminal of pathfinder |
| CN208207200U (en) * | 2018-06-04 | 2018-12-07 | 西北工业大学 | A kind of high resolution target imaging system based on the acquisition of multichannel through-wall radar data |
-
2019
- 2019-01-11 CN CN201910029991.9A patent/CN109655803B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101588175A (en) * | 2009-06-24 | 2009-11-25 | 北京理工大学 | FPGA array processing board |
| CN101995566A (en) * | 2010-10-15 | 2011-03-30 | 西安电子科技大学 | System and method for forming digital wave beams of two-dimensional digital array radar |
| TW201423138A (en) * | 2012-12-13 | 2014-06-16 | Ind Tech Res Inst | Pulse radar ranging apparatus and ranging algorithm thereof |
| CN107167773A (en) * | 2017-05-10 | 2017-09-15 | 湖北航天技术研究院总体设计所 | Radar Signal Processing System and Design Internet Applications method based on VPX platforms |
| CN108303680A (en) * | 2018-01-04 | 2018-07-20 | 厦门兴康信科技股份有限公司 | The signal and data processing terminal of pathfinder |
| CN208207200U (en) * | 2018-06-04 | 2018-12-07 | 西北工业大学 | A kind of high resolution target imaging system based on the acquisition of multichannel through-wall radar data |
Non-Patent Citations (2)
| Title |
|---|
| 胡善祥等: "一种UHF波段8通道数字阵列模块设计", 《火控雷达技术》 * |
| 车亚进: "舰载雷达信号处理器系统硬件设计", 《舰船科学技术》 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109655803B (en) | 2022-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107329134B (en) | Wave control array ultra wide band radar antenna array based on array element feed waveform control | |
| CN109444819B (en) | Radar system and control method thereof | |
| KR101950038B1 (en) | Radar system with synthetic aperture | |
| CN105518934B (en) | Array antenna calibration method, device and system | |
| CN105844580B (en) | Missile-borne SAR imaging system based on monolithic FPGA | |
| CN112054867A (en) | Large-scale digital array signal synchronous acquisition system | |
| CN105099643B (en) | A kind of method of Full-duplex wireless communications, antenna assembly and system | |
| CN107728127A (en) | A kind of radar simulation test system | |
| CN107967237B (en) | Integrated computer for spaceborne SAR (synthetic aperture radar) load | |
| CN112782654B (en) | Phased array radar target echo signal simulation system | |
| CN111416649A (en) | Digital beam forming method based on zero intermediate frequency architecture | |
| US20240061107A1 (en) | Ultrasound probe with multiline digital microbeamformer | |
| CN111090093A (en) | PD radar emission waveform configuration method and device based on FPGA | |
| CN101403791B (en) | Fast real-time space spectrum estimation ultra-resolution direction-finding device and method thereof | |
| CN109655803A (en) | A kind of two dimension array radar signal processing system through walls based on embedded architecture | |
| US10251624B2 (en) | Delta-sigma beamformer and method for beamforming | |
| CN110664431B (en) | Multiplexing type ultrasonic endoscope echo data transmission and image reconstruction device and method | |
| CN109560834A (en) | A kind of integral design method and coherent transponder of coherent transponder | |
| CN113567987A (en) | Radar system and terminal equipment | |
| CN112748411A (en) | Close-range target echo simulation method and system for sawtooth radar | |
| US20240104800A1 (en) | Ultrasound imaging method and ultrasound imaging apparatus | |
| KR102445565B1 (en) | How to analyze the reception pattern of an active phased array antenna | |
| Chen et al. | FPGA verification of radar signal processing based on SoC | |
| KR100343215B1 (en) | A scan processor in a magnetic resonance imaging apparatus | |
| CN213403032U (en) | Radio frequency test system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |