CN109618157A - A kind of system for implementing hardware and method of video display stream compressed encoding - Google Patents

A kind of system for implementing hardware and method of video display stream compressed encoding Download PDF

Info

Publication number
CN109618157A
CN109618157A CN201811636795.XA CN201811636795A CN109618157A CN 109618157 A CN109618157 A CN 109618157A CN 201811636795 A CN201811636795 A CN 201811636795A CN 109618157 A CN109618157 A CN 109618157A
Authority
CN
China
Prior art keywords
module
pixel
data
value
group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201811636795.XA
Other languages
Chinese (zh)
Inventor
李冰
蔡舒亦
刘勇
张�林
王亚洲
王刚
董乾
赵霞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Southeast University
Original Assignee
Southeast University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Southeast University filed Critical Southeast University
Priority to CN201811636795.XA priority Critical patent/CN109618157A/en
Publication of CN109618157A publication Critical patent/CN109618157A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/102Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
    • H04N19/124Quantisation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/169Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
    • H04N19/182Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being a pixel
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/44Decoders specially adapted therefor, e.g. video decoders which are asymmetric with respect to the encoder
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/70Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by syntax aspects related to video coding, e.g. related to compression standards
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/90Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
    • H04N19/91Entropy coding, e.g. variable length coding [VLC] or arithmetic coding

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

The invention discloses system for implementing hardware and method that a kind of video shows stream compressed encoding, comprising: caches after converting the coding rgb format to be compressed of input and as raw pixel data;The reconstructed value of adjacent pixel needed for predicting is extracted, the pixel predictors for obtaining and currently organizing are calculated;It is made the difference with raw pixel data and obtains current group of pixels quantization residual values;The pixel predictors for quantifying residual values according to current group of pixels and currently organizing calculate, and obtain the reconstructed value of current group of pixels;The pixel reconstructed value and raw pixel data that history according to the pre-stored data uses compare, and obtain pixel reconstructed value and pixel index value under color history index;Reconstructed value is stored;Residual values are quantified to pixel and pixel index value carries out being separately encoded output entropy coding data, are multiplexed into a group data stream, and cache and export after splicing according to storage order.The present invention can effectively improve the processing speed of compression of images, while remain the compression of images performance of DSC encoder.

Description

A kind of system for implementing hardware and method of video display stream compressed encoding
Technical field
The present invention relates to system for implementing hardware and method that a kind of video shows stream compressed encoding, belong to image compression encoding Technical field.
Background technique
Display technology is fast-developing at present, shows that the bandwidth requirement of link is proportional with the raising of monitor resolution It is promoted.However some display links are unable to satisfy the bandwidth demand of high-clear display, can carry out compression of images to pixel data Make lower display link bandwidth that can also provide the digital video for meeting high-clear display.
DSC algorithm be video electronic association (Video Electronic Standard Association, VESA) and A kind of Standard of image compression that MIPI alliance formulates, compared with other videos, the relevant technology of image encoding context, DSC is being solved Certainly have the advantages that at low cost, be delayed short, low-power consumption between processor and display in link bandwidth problem, by realization vision without The picture compression of damage reduces transmitted data amount, and the video letter of transmission high definition or ultra high-definition is able to lower display link bandwidth Number, while being implemented with more succinct hardware, it is operated to solve other image compression schemes in traditional display equipment Complexity implements more expensive disadvantage.
DSC technique target is used in the display end (USB of smart phone, tablet computer of embedded product, mobile device Type-C DP1.4 video interface), multimedia (real-time display of multi pass acquisition video in the AR/VR helmet), automobile (advanced driving In auxiliary system (ADAS) in the multiplex of video information.With the promotion of screen resolution and frame per second, to code rate Requirement it is higher and higher, software-based DSC algorithm is slower to the compression speed of image, when handling mass data need Consume the long period.
Summary of the invention
Technical problem to be solved by the present invention lies in ask for the DSC compression algorithm rate currently based on software is low Topic, the present invention proposes the system for implementing hardware and method of a kind of video display stream compressed encoding, to effectively improve pressure compression of images When execution efficiency, thus effectively reduce compression consumed by the time.
The present invention specifically uses following technical scheme to solve above-mentioned technical problem:
A kind of system for implementing hardware of video display stream compressed encoding, comprising:
Color-space conversion module, for converting compressed encoding for the video source pixel of the coding rgb format to be compressed of input The pixel data of required YCoCg format;
Picture element caching module, for using the pixel data of YCoCg format obtained by color-space conversion module as original image prime number According to being cached;
Control module obtains raw pixel data for extracting from picture element caching module, and Ji Conghang cache module extracts to obtain pre- The reconstructed value of adjacent pixel needed for surveying, and generate the control signal for being used for compressed encoding;
Prediction module, for being used for the control signal of compressed encoding according to produced by control module, by the adjacent picture of current pixel The reconstructed value of element calculates the pixel predictors for obtaining and currently organizing;
Quantization modules, the raw pixel data for extracting the pixel predictors currently organized and control module make the difference acquisition pixel Residual values obtain current group of pixels according to quantization parameter operation and quantify residual values;
Difference rebuilds module, and the current group of pixels quantization residual values and prediction module for obtaining quantization modules obtain current The pixel predictors of group calculate the reconstructed value for obtaining current group of pixels;
The original that color history index module, the pixel reconstructed value used for history according to the pre-stored data and control module are extracted Beginning pixel data compares, and obtains reconstructed value and pixel index value that color history indexes lower pixel;
Row cache module, for difference to be rebuild to reconstructed value and the color history index module institute of the current group of pixels that module obtains The reconstructed value of pixel is obtained, the reconstructed value of pixel under one of mode is chosen, data storage is carried out using ping-pong operation mode;
Entropy code module, for current group of pixels quantify pixel index value that residual values and color history index module obtain into Row is separately encoded to obtain two kinds of entropy coding data, and selects one of coding mode to export corresponding entropy coding number by calculating According to;
A kind of code stream multiplex module, entropy coding data for being exported according to entropy code module, obtains tri- components of Y, CO, Cg Compressed data stream, and the data flow multiplexing of three components is exported at a group data stream;
Rate caches fifo module, for carrying out caching to the group data stream that code stream multiplex module exports and according to storage order It is exported after splicing.
Further, as a preferred technical solution of the present invention: further including flatness detection module and code rate control Module, wherein flatness detection module, for sentencing to the flat case where the original pixels currently organized in control module It is disconnected, obtain flatness signal;The rate control module, for exporting upper one group according to flatness signal and entropy code module The QP value that the bit number of entropy coding data is currently organized is adjusted.
Further, as a preferred technical solution of the present invention: the rate control module includes empty full degree mould Block, linear transformation module, advantage parameter selecting module, short item QP value adjust module, hollow full degree module, for according to entropy It the bit number for upper one group of entropy coding data that coding module is exported and currently organizes the bit number to be compressed that get of encoding and is counted It calculates, obtains sky full scale;The linear transformation module, an empty full scale for being converted in certain section according to empty full scale Value;The advantage parameter selecting module, for carrying out the bound that section compares determining QP value according to empty full scale value;The short item QP value adjusts module, the QP value adjustment for currently being organized according to the bound of flatness signal and QP value.
Further, as a preferred technical solution of the present invention: the color history index module includes that color is gone through History memory module, difference calculating module, index value searching module, maximum accidentally value computing module, wherein difference calculating module, is used for The pixel reconstructed value that the raw pixel data of input and the pre-stored history of color historical storage module are used carries out absolute Difference calculates, and obtains difference;The index value searching module, the difference comparsion for being obtained according to difference calculating module obtain minimum The group of difference and its corresponding index value;The maximum accidentally value computing module, the rope for obtaining index value searching module Draw the corresponding pixel value of value to make the difference as pixel reconstructed value and with raw pixel data, to the errors of three pixels in one group into Row relatively obtains wherein worst error value, and gained index value, worst error value are exported to entropy code module, and pixel is rebuild Value determines whether to be input in row cache module by selector selection.
Further, as a preferred technical solution of the present invention: the entropy code module include check computing module, Predicted size module, DSU_VLC coding module, ICH coding module, selecting module, wherein computing module is checked, for according to defeated The current group of pixels quantization residual values calculation code length entered;The ICH coding module, for being compiled to the index value of input Code obtains the coded data of index value;The DSU_VLC coding module, for every to current group according to calculated code length A pixel quantization residual values coding obtains the coded data of current group of pixels quantization residual values;The predicted size module is used for root Size prediction is carried out as next according to the coded data size of the current group of pixels quantization residual values of DSU_VLC coding module output The inspection computing module input of group;The selecting module, for the coded data and current group of pixels quantization residual error from index value One kind is selected in the coded data of value and is exported.
Further, as a preferred technical solution of the present invention: the rate caching fifo module is to code stream multiplex One group data stream of module output cache and is exported after splicing according to storage order, specifically:
To code stream multiplex module output a group data stream splice according to storage order, and judge spliced data length with it is upper Whether remaining bits meet splicing output condition after primary splicing, and satisfaction then exports the group data stream, and will exceed in data flow The data of splicing output condition are remained as the remaining bits spliced next time.
Further, as a preferred technical solution of the present invention: the splicing output condition is data code flow splicing It is 48 full.
The present invention also proposes a kind of hardware implementation method of video display stream compressed encoding, comprising the following steps:
By the video source pixel of the coding rgb format to be compressed of input, it is converted into the pixel number of YCoCg format needed for compressed encoding According to and will cache as raw pixel data;
Extraction obtains extracting the reconstructed value for obtaining predicting required adjacent pixel in raw pixel data, and caching;According to generation For the control signal of compressed encoding, the pixel prediction for obtaining and currently organizing is calculated by the reconstructed value of the adjacent pixel of current pixel Value;
The pixel predictors currently organized and raw pixel data are made the difference and obtain pixel residual values, are obtained according to quantization parameter operation Current group of pixels quantifies residual values;The pixel predictors for quantifying residual values according to the current group of pixels of acquisition and currently organizing calculate, Calculate the reconstructed value for obtaining current group of pixels;
The pixel reconstructed value and raw pixel data that history according to the pre-stored data uses compare, and obtain color history index The reconstructed value and pixel index value of lower pixel;The reconstructed value of the current group of pixels of acquisition and color history are indexed to the weight of lower pixel Built-in value takes the reconstructed value of pixel under one of mode, carries out data storage using ping-pong operation mode;
Quantify the pixel index value that residual values and color history index module obtain to current group of pixels to be separately encoded to obtain Two kinds of entropy coding data, and select one of coding mode to export corresponding entropy coding data by calculating;According to output A kind of entropy coding data, obtain the compressed data stream of tri- components of Y, CO, Cg, by the data flow multiplexing of three components at one group of number According to stream, and cache and exported after splicing according to storage order.
Further, as a preferred technical solution of the present invention: the method also includes to the original image currently organized Flat case where plain is judged, flatness signal is obtained;According to the ratio of flatness signal and upper one group of entropy coding data The QP value that special number is currently organized is adjusted.
Further, as a preferred technical solution of the present invention: the method also includes to a group data stream according to Storage order splicing, and judge whether spliced data length meets splicing output bars with remaining bits after last splicing Part, satisfaction then export the group data stream, otherwise remain the data beyond splicing output condition in data flow as next The remaining bits of secondary splicing.
The present invention by adopting the above technical scheme, can have the following technical effects:
The system for implementing hardware and method of video display stream compressed encoding proposed by the present invention, can effectively improve the place of compression of images Speed is managed, while remaining the compression of images performance of DSC encoder, meets the needs of display link bandwidth.
Therefore, the advantages of the present invention over the prior art are that:
(1) DSC coded hardware implementation method of the present invention can be realized all using on-site programmable gate array FPGA, have full stream The good feature of waterline, real-time;
(2) present invention carries out hardware realization in accordance with DSC standard completely, calculated result and canonical algorithm equivalent, avoid for Convenience in hardware realization and the shortcomings that causing compression of images performance to decline of modifying to former algorithm content, so that of the invention With good compression of images performance;
(3) present invention is in prediction pixel, the advantage calculated using hardware concurrent, by different prediction technique calculating process using simultaneously The processing of row computing technique, critical path delay is less, is more advantageous to the promotion of system operational speed;
(4) it is all possible as a result, in the look-up table being stored in inside FPGA to precompute prefix code for the method for the present invention, leads to It crosses and compares mapping value and table look-up available corresponding result.Tabling look-up for the step can be completed with the monocycle, and assembly line is realized.
Detailed description of the invention
Fig. 1 is the structural schematic diagram of the system for implementing hardware of video of the present invention display stream compressed encoding.
Fig. 2 is the structural schematic diagram of color history index module in the present invention.
Fig. 3 is the structural schematic diagram of rate control module in the present invention.
Fig. 4 is the flow chart that code rate control is realized in the present invention.
Fig. 5 is the structural schematic diagram of entropy code module in the present invention.
Fig. 6 is the flow diagram of the hardware implementation method of video of the present invention display stream compressed encoding.
Specific embodiment
Embodiments of the present invention are described with reference to the accompanying drawings of the specification.
As shown in Figure 1, the present invention devises a kind of system for implementing hardware of video display stream compressed encoding, DSC coding System for implementing hardware specifically include that color-space conversion module 101, data read in picture element caching module 102, control module 103, prediction module 104, quantization modules 105, difference rebuild module 106, color history index module 107, flatness and detect mould Block 108, rate control module 109, entropy code module 110, row cache module 111, code stream multiplex module 112, rate caching FIFO113。
Wherein, the color-space conversion module 101 will for receiving the rgb video source pixel for needing to compress from external The video source pixel of the coding rgb format to be compressed of input is converted into the pixel data of YCoCg format needed for compressed encoding, wherein Each pixel includes 3 components;Realize the format conversion of pixel between external pending data and DSC coded system.
The picture element caching module 102, for using the pixel data of YCoCg format obtained by color-space conversion module as Raw pixel data is cached;By the pixel data converted be stored in picture element caching module 102, can from storage device by Read the pixel data needed in address.In this way, pixel data caching directly to be encoded may be implemented in picture element caching module 102.
The control module 103 connects the picture element caching module 102 and row cache module 111, is used for from picture element caching Module proposes 102 acquirements raw pixel data to required for quantifying, with 3 pixels for one group of carry out subsequent processing;And it is slow from row Storing module 111 extracts the reconstructed value for obtaining predicting required adjacent pixel, and generates the control signal for being used for compressed encoding;
For example, a upper pixel number value information is transmitted at current pixel point coding, a upper pixel number value information is made For the neighbor point of currently processed pixel.It being used in coding, for control module for the pixel read, 3 pixels are one group, Judge whether currently processed pixel group is in the first trip of the picture, if it is, by its neighbor point of current pixel position In the prediction reconstructed value of lastrow pixel be assigned a value of 128,256,256 respectively according to Y, Co, Cg.If it is not, by current pixel The corresponding position relationship of pixel adjacent thereto successively reads the corresponding lastrow adjacent pixel letter of current pixel from memory Breath.
The prediction module 104, link control module 103 are compiled for what is generated according to control module 103 for compressing The control signal of code calculates the pixel predictors for obtaining and currently organizing by the reconstructed value of the adjacent pixel of current pixel;In the present invention Pixel prediction is carried out using a variety of prediction modes, so multiple groups pixel predictors can be obtained accordingly.It is pre- according to DSC in the present embodiment 3 kinds of prediction modes of use of survey: improved adaptive median prediction MMAP, block predict BP and middle point prediction MPP.Respectively according to it Predictor formula and method, while being predicted, obtain the pixel predictors currently organized.
The quantization modules 105 connect the prediction module 104, for by the pixel predictors currently organized respectively with The raw pixel data that control module is extracted, which makes the difference, obtains pixel residual values, obtains current group of pixels amount according to quantization parameter operation Change residual values;Using quantization parameter QP value, 2 power operations are done, multiple pixel residual errors are obtained using binary addition and displacement The calculating of the quantized value of value, prediction residual value is completed within a clock cycle.Wherein quantization parameter QP value, by quantization level q, It inquires to obtain by the quantized value table for being computed and having stored.
The difference rebuilds module 106, connects the quantization modules 105, works as what is obtained according to quantization modules 105 The pixel predictors currently organized that preceding group of pixel quantization residual values and prediction module obtain calculate, and are calculated and are obtained according to quantization parameter The reconstructed value of current group of pixels;I.e. according to the size of multiple prediction quantization residual errors, one group of pixel quantization residual values and picture are selected This group of pixel quantization residual values are sent to entropy code module 110 by plain predicted value.Wherein, using the specific model selection of DSC Algorithm determines that, using one of MMAP, BP or the MPP prediction mode in prediction module 104, it is right under selected prediction mode to obtain The one group of pixel quantization residual values and one group of predicted pixel values answered calculate, and obtain the reconstructed value of current group of pixels.
The color history index module 107, link control module 103 are used for history according to the pre-stored data Pixel reconstructed value and the raw pixel data extracted of control module compare, obtain the reconstruction that color history indexes lower pixel Value and pixel index value;For example, color history index module is from obtaining register in original pixels and module in control module 103 In pixel be compared after obtained most like pixel value, storage address, that is, index value of the pixel is sent to entropy coding mould Block 110, and the pixel in register in module is updated.
The flatness detection module 108, link control module 103, for original to what is currently organized in control module Flat or complex situations where pixel are judged, flatness signal is obtained;
The rate control module 109 connects flatness detection module 108, for according to flatness signal and entropy coding mould The QP value that the bit number that block 110 exports the code stream of one group of entropy coding data is currently organized is adjusted;Such as pass through flatness Detection module 108 obtains the minimax section of QP value, rebuilds the prediction residual size that module 106 obtains in conjunction with difference, passes through It calculates, the size of dynamic adjusting quantization parameter QP value is transported to current QP value at next group of pixel coder, in complex region Using larger QP value, smaller QP value is used in flat site, coding output is made to keep a more stable rate.
The row cache module 111, the reconstructed value and color of the current group of pixels for obtaining difference reconstruction module 106 The pixel reconstructed value that history index module 107 obtains, the reconstructed value of pixel under one of mode is taken using selection algorithm, is used Ping-pong operation mode carries out data storage;Data storage device is written into a kind of reconstructed value of pixel of selection, is deposited using two With ping-pong operation mode data storage device is written in reconstructed value by storage device, to use to subsequent pixel prediction, controls mould Block 103 reads the data of needs from the pixel reconstructed value of storage.
The entropy code module 110, connection difference rebuild module 106 and color history index module 107, for working as The pixel index value that preceding group of pixel quantization residual values and color history index module obtain is separately encoded, and two kinds of codings are obtained Data, and select one of coding mode to export corresponding coded data by calculating;For example, pixel quantifies residual values through difference Value rebuilds after module 106 selects and obtains adopted residual values, and pixel obtains pixel rope after color history index module 107 Draw value, pixel is quantified residual values to entropy code module 110 and pixel index value is encoded separately, then carries out selecting one of coding Mode exports.
The code stream multiplex module 112 connects entropy code module 110, the entropy for exporting according to entropy code module 110 Coded data, obtains the compressed data stream of tri- components of Y, CO, Cg, and will be by the data flow multiplexing of three components through certain rule It is exported at a group data stream;
The rate caches fifo module 113, for the group data stream that code stream multiplex module export cache and according to It is exported after storage order splicing.
Fig. 2 is that the structure of the middle color history index module 107 of the system for implementing hardware of DSC provided by the invention coding is shown It is intended to.As shown in Fig. 2, the color history index module specifically includes: color historical storage module 201, difference calculating module 202, index value searching module 203, maximum accidentally value computing module 204.Concrete operations are in embodiment, when DSC hardware is compiled After code system initialization, when storing the used 32 groups of pixel reconstructed values of history in color historical storage module 201, and pressing use Between sequencing arrange from top to bottom, raw pixel data be input to difference calculating module 202 carry out with color historical storage The 32 groups of pixel reconstructed values stored in module 201 carry out absolute difference computation respectively, and the difference being calculated enters index value lookup Module 203 obtains the group and its corresponding index value of minimal difference by comparing, and index value is input to maximum accidentally value and is calculated In module 204;The corresponding pixel value of index value that value computing module 204 will obtain maximum accidentally as pixel reconstructed value, and The raw pixel data being input in color history index module 107 after reading with control module 103 makes the difference, to three in one group The error of a pixel is compared to obtain wherein worst error value, and tri- components of Y, Co, Cg are operated respectively, the picture that will be obtained Plain index value, worst error value are exported to entropy code module 110, and pixel index value is used for next code, and worst error value is passed through The signal for whether using ICH coding mode is calculated, pixel reconstructed value is passed through into selector, passes through ICH coding mode signal Selection determine whether to be input in row caching 111 for next group of predictive coding.
Wherein, the color historical storage module 201 obtains the reconstructed value of upper one group of pixel by control module 103, weight Built-in value is stored in the register that a depth is 32 in module, which deposits 32 and be the most recently used reconstruction pixel value, most The data being newly stored in are placed on top, and other pixel values in register successively move down, lowermost end data with new pixel value into Enter and remove register, if upper one group of coding mode is finally ICH mode, the corresponding pixel value of index value is advanced in register Top corresponds to the pixel value in register less than index of reference value and successively moves down;The difference calculating module 202 calculates input Current group of original pixel value and register in 32 groups of pixel values do the signed magnitude arithmetic(al) of difference respectively;
The index value searching module 203 passes through public affairs according to the original pixel value of input and subtracting each other in ICH register one by one The weighting SAD that formula calculates each group of acquisition finds out three pixels in current group by quickly comparing for 32 groups of weighting sad values Corresponding minimum sad value successively finds out number manipulative indexing value according to the value size of index value respectively in register The smallest pixel value is as reconstructed value, wherein 32 group index value value ranges are the integer value that " 0 " arrives " 31 ".
In the system of the present embodiment, flatness detection module 108 includes two flatness detection modules, by same a line Neighborhood pixels carry out maxima and minima searching, difference between the two is compared with specific threshold, determines flatness class Type, a module are operated for currently organizing with previous group data, another module is to same in current group and later group pixel Shi Jinhang detection obtains the signal results that flatness determines by signal decision module to the synthesis of two module testing results.
Fig. 3 is the structural representation that module 109 is drawn in code rate control in the system for implementing hardware of DSC provided by the invention coding Figure.As shown in figure 3, the code rate control is drawn module and is specifically included: sky full degree module 301, linear transformation module 302, advantage Parameter selecting module 303, short item QP value adjust module 304.Concrete operations are that the hardware of this DSC coding is real in embodiment Code rate control, which is drawn after module receives previous group number of coded bits, in existing system starts to work, and the full degree module 301 of sky is according to entropy The bit number and currently organize the ratio to be compressed for encoding and getting that the code stream for upper one group of entropy coding data that coding module 110 exports obtains Special number is calculated, and corresponding empty full scale is provided, which is input to linear transformation module 302;302 basis of linear transformation module An empty full scale value in certain section is obtained after empty full scale conversion, advantage parameter selecting module 303 carries out section ratio to the value To the bound for determining QP value, flatness signal that the short item QP value adjustment module 304 is obtained according to pixel group and QP value The QP value that bound is currently organized accordingly adjusts.
Fig. 4 is the flow chart that code rate control is realized in the system for implementing hardware of DSC provided by the invention coding, such as Fig. 4 institute Show, realize that the process of code rate control includes: step 401, step 402, step 403 and step 404, detailed process is as follows:
Step 401, initiation parameter.DSC coded system is started to work, and first sets buffer-empty according to input picture digit size The initial value of full initial value, quantization parameter QP value is set as 0.
Step 402, DSC compressed encoding is carried out to current group.The each pixel currently organized for treating packed pixel carries out DSC Compressed encoding: obtaining the pixel predictors of the group according to the reconstructed value of the adjacent pixel of current pixel first, by predicted value and works as Preceding original pixels, which make the difference, obtains a pixel residual values, is then quantified with current quantization parameter to the residual values, is obtained Current group of pixels quantifies residual values, then carries out mapping or using color history indexed mode to current group of pixels quantization residual values Obtain index value, by after mapping residual values and index value encode, the coding currently organized is recorded during coding Number of bits.
Step 403, empty full linearisation conversion.After having compressed i-th group, according to i-th group of coded-bit number to buffering The sky in area expires degree and carries out linearization calculation, and the comparison of threshold interval bound is carried out by the empty full degree of the linearisation after calculating Obtain longer term parameters.
Step 404, further progress short term parameters QP is adjusted.It is combined with the complexity of the picture material of adjacent i+1, Adjustment obtains new quantization parameter QP value, and obtained QP value is restored in the DSC compressed encoding link of a new round, mistake obtained True quantization parameter can make the code rate of i+1 code set reach approximately target bit rate.
Fig. 5 is the structural schematic diagram of entropy code module in the system for implementing hardware of DSC provided by the invention coding.Such as Fig. 5 Shown, entropy code module includes: to check that computing module 501, predicted size module 502, DSU_VLC coding module 503, ICH are compiled Code module 504, selecting module 505.Concrete operations are that entropy code module reads the current group of pixels after quantization in embodiment Quantify residual values as the input for checking module 501 is calculated, by the size to pixel quantization residual values come calculation code length, Achieve the purpose that data compression.The code length obtained after being computed is sent to ICH coding module 504 and DSU_VLC coding module In 503, corresponding coding is carried out by classification to 3 pixel index values of input in ICH coding module 504, according to different points Amount, by the way of being spliced to Y-component using " prefix+suffix ", to Co, Cg component is compiled only with the mode of index value Code, obtains the coded data of index value;In DSU_VLC coding module 503, using two data paths, including coded data With encoded data bits length, bit length is used for bit stream character combination into continuous bit stream, according to code length and One residual error data of number and loading of " 0 " in its prefix length acquired for previously having organized coding mode relevant information Bit number, according to information above come calculation code data.DSU_VLC coding module 503, according to calculated code length to working as The coded data of preceding group of each pixel quantization residual values coding acquisition current group of pixels quantization residual values, three of current group of pixels Y, Co, Cg component are independently operated;Residual values size is quantified according to the pixel of the group in predicted size module 502 and carries out ruler Very little prediction is inputted as next group of inspection computing module, and respective component individually carries out.The coded data that two methods obtain One of entropy coding data in DSU_VLC coding or ICH coding mode are exported after the selection of selecting module 505, are obtained Encoded data stream.
Preferably, rate described in present system caches fifo module 113, for the code being stored in buffer after coding Stream is that the group data stream that code stream multiplex module 112 exports is stitched together according to storage order, and determines the data of entropy coding Whether remaining bits meet splicing output condition after stream length and last time splicing, and the splicing output condition is data code flow splicing It is 48 full;When data flow splicing is 48 full, it is output to outside DSC encoder, 48 bit positions that will be had more in data flow It remains, as the remaining bits spliced next time.
Fig. 6 is the flow chart of the hardware implementation method of DSC provided by the invention coding;The present invention also proposes that a kind of video is aobvious Show the hardware implementation method of stream compressed encoding, as shown in Figure 6, comprising: step 601, step 602, step 603 and step 604.Tool Body is as follows:
The pixel to be compressed that step 601, converting transmission come.By the video source pixel of the coding rgb format to be compressed of input, turn It turns to the pixel data of YCoCg format needed for compressed encoding and will be cached as raw pixel data;Color space conversion Module 101 will transmit the conversion on the image pixel click-through row format for coming in need to compress, wherein the image data inputted can wrap One or more pictures are included, in some cases, picture can be described as video " frame ".In some instances, DSC encoder can will scheme Piece is divided into multiple slices, to every a piece of execution encoding operation.
Step 602, treat packed pixel predicted, quantified, being rebuild or color history index;It is specific as follows:
(1) during packed pixel initialization, packed pixel reading caching is treated, buffer area sky full scale will is initialized, and waited Wait start the control signal of prediction.
(2) when predicting, quantify, rebuilding pixel, new pixel to be compressed is predicted, selects to correspond to according to prediction mode Reconstructed value calculated, by being made the difference with original pixel value, and with quantization parameter QP carry out shifting function obtain quantization residual error, Quantify residual error is indicated using complement form, selects which kind of prediction mode according to certain decision mechanism judgement, residual under the mode Difference is added to obtain reconstructed value with predicted value, carries out flatness judgement to original pixels at the same time, QP value is adjusted, to influence Quantify residual values;
The process specifically: extraction obtains extracting the reconstruction for obtaining predicting required adjacent pixel in raw pixel data, and caching Value;According to the control signal for compressed encoding of generation, is calculated and obtained currently by the reconstructed value of the adjacent pixel of current pixel The pixel predictors of group;The pixel predictors currently organized and raw pixel data are made the difference and obtain pixel residual values, according to quantization Parameter operation obtains current group of pixels and quantifies residual values;The pixel for quantifying residual values according to the current group of pixels of acquisition and currently organizing The reconstructed value of predictor calculation acquisition current group of pixels;
The pixel reconstructed value and raw pixel data that history according to the pre-stored data uses compare, and obtain color history index Under pixel reconstructed value and pixel index value;By the pixel weight under the reconstructed value of the current group of pixels of acquisition and color history index Built-in value is taken the reconstructed value of pixel under one of mode using selection algorithm, and carries out data storage using ping-pong operation mode; For example, receiving the reconstruction pixel for having completed processing, the predicted value currently organized, predicted value are calculated according to certain calculation It enters in quantization modules and goes compared with raw pixel data, and obtain quantization residual values with quantization parameter, quantify residual values With pixel predictors by reconstructed value is calculated.It is stored in original pixels and color history index module in this course Pixel value is compared, and is found closest pixel and is exported its corresponding index value, and completes color history index storage mould Pixel in block updates.Also, the flat case where the original pixels currently organized can also be judged, obtain flatness Signal;Current group QP value is carried out according to the bit number of flatness signal and the code stream of upper one group of entropy coding data to adjust.
(3) color history index with prediction, quantization, reconstruction carries out simultaneously, according to the original pixel value of input with make recently The smallest value of used pixel value weighting SAD is used as predicted value, looks for the position i.e. index value of its corresponding most like pixel, looks into After inquiry, the calculating of color history index is completed, and is updated to corresponding index historical storage module, and to index value into Row output;
Step 603, to treated, pixel carries out entropy coding, obtains to pixel quantization residual values and color history index module Pixel index value is separately encoded, and two kinds of coded datas are obtained, and selects one of coding mode output to correspond to by calculating Coded data;Quantify residual values and index value according to receiving the current group that previous step obtains, entropy code module 110 It is different according to the data of input, the code stream of two kinds of coded datas is obtained using different coding modes, according to certain decision mechanism Which kind of coding mode judgement uses, and selects the code stream output of one of coding, and output code flow includes two groups of data, and one group is to compile The data of code, another group is the length encoded.
During being somebody's turn to do, quantization residual values and index value to input determine the front and back of this group according to upper one group of type of coding Sew size and prefix code field, if suffix is to quantify residual values to take out corresponding quantization from storage table according to suffix size Residual error truncation digit is spliced, if suffix is index value, is directly indicated with 5 digits.
Step 604, to caching compressed data and exporting, i.e., the entropy coding data exported according to entropy code module obtain To the compressed bit stream of tri- components of Y, CO, Cg, and by the code stream multiplex of three components at a group data stream, and carry out caching and by It is exported after splicing according to storage order.Judge spliced data length with last time splicing after remaining bits whether meet splicing it is defeated Condition out, satisfaction then export this group of code stream, otherwise remain the data beyond splicing output condition in data flow as under Whether the remaining bits once spliced, i.e., the sum of code stream length after being encoded and remaining bits digit after time splicing are greater than 48, if more than 48, then last time spliced remaining code stream displacement is spliced into the output of 48 bit data streams with current code stream, it is extra Part is retained as the remaining bits of next group of splicing with register.
To sum up, the system for implementing hardware and method of video of the invention display stream compressed encoding, can effectively improve image pressure The processing speed of contracting, while the compression of images performance of DSC encoder is remained, meet the needs of display link bandwidth, has complete The good feature of assembly line, real-time, is easy to the realization of field programmable gate array.
Embodiments of the present invention are explained in detail above in conjunction with attached drawing, but the present invention is not limited to above-mentioned implementations Mode within the knowledge of a person skilled in the art can also be without departing from the purpose of the present invention It makes a variety of changes.

Claims (10)

1. a kind of system for implementing hardware of video display stream compressed encoding characterized by comprising
Color-space conversion module, for converting compressed encoding for the video source pixel of the coding rgb format to be compressed of input The pixel data of required YCoCg format;
Picture element caching module, for using the pixel data of YCoCg format obtained by color-space conversion module as original image prime number According to being cached;
Control module obtains raw pixel data for extracting from picture element caching module, and Ji Conghang cache module extracts to obtain pre- The reconstructed value of adjacent pixel needed for surveying, and generate the control signal for being used for compressed encoding;
Prediction module, for being used for the control signal of compressed encoding according to produced by control module, by the adjacent picture of current pixel The reconstructed value of element calculates the pixel predictors for obtaining and currently organizing;
Quantization modules, the raw pixel data for extracting the pixel predictors currently organized and control module make the difference acquisition pixel Residual values obtain current group of pixels according to quantization parameter operation and quantify residual values;
Difference rebuilds module, and the current group of pixels quantization residual values and prediction module for obtaining quantization modules obtain current The pixel predictors of group calculate the reconstructed value for obtaining current group of pixels;
The original that color history index module, the pixel reconstructed value used for history according to the pre-stored data and control module are extracted Beginning pixel data compares, and obtains reconstructed value and pixel index value that color history indexes lower pixel;
Row cache module, for difference to be rebuild to reconstructed value and the color history index module institute of the current group of pixels that module obtains The reconstructed value of pixel is obtained, the reconstructed value of pixel under one of mode is chosen, and data are carried out using ping-pong operation mode and are deposited Storage;
Entropy code module, for current group of pixels quantify pixel index value that residual values and color history index module obtain into Row is separately encoded to obtain two kinds of entropy coding data, and selects one of coding mode to export corresponding entropy coding number by calculating According to;
A kind of code stream multiplex module, entropy coding data for being exported according to entropy code module, obtains tri- components of Y, CO, Cg Compressed data stream, and the data flow multiplexing of three components is exported at a group data stream;
Rate caches fifo module, for carrying out caching to the group data stream that code stream multiplex module exports and according to storage order It is exported after splicing.
2. the system for implementing hardware of video display stream compressed encoding according to claim 1, it is characterised in that: further include flat Detection module and rate control module are spent, wherein flatness detection module, for the original pixels currently organized in control module Flat case where data is judged, flatness signal is obtained;The rate control module, for according to flatness signal Current group QP value is carried out with the bit number that entropy code module exports upper one group of entropy coding data to adjust.
3. the system for implementing hardware of video display stream compressed encoding according to claim 2, it is characterised in that: the code rate control Molding block includes that sky completely degree module, linear transformation module, advantage parameter selecting module, short item QP value adjust module, hollow Full degree module, the bit number of upper one group of entropy coding data for being exported according to entropy code module and currently organizes volume to be compressed The bit number that code is got is calculated, and sky full scale is obtained;The linear transformation module, for being converted to centainly according to empty full scale An empty full scale value in section;The advantage parameter selecting module compares determining QP for carrying out section according to empty full scale value The bound of value;The short item QP value adjusts module, for what is currently organized according to the bound of flatness signal and QP value The adjustment of QP value.
4. the system for implementing hardware of video display stream compressed encoding according to claim 1, it is characterised in that: the color is gone through History index module includes color historical storage module, difference calculating module, index value searching module, maximum accidentally value computing module, Wherein difference calculating module, the pre-stored history of raw pixel data and color historical storage module for that will input use Pixel reconstructed value carry out absolute difference computation, obtain difference;The index value searching module, for being obtained according to difference calculating module To difference comparsion obtain the group and its corresponding index value of minimal difference;The maximum accidentally value computing module, is used for rope Draw the corresponding pixel value of index value that value searching module obtains to make the difference as pixel reconstructed value and with raw pixel data, to one group In the errors of three pixels be compared to obtain wherein worst error value, and by gained index value, worst error value export to Pixel reconstructed value is determined whether to be input in row cache module by entropy code module by selector selection.
5. the system for implementing hardware of video display stream compressed encoding according to claim 1, it is characterised in that: the entropy coding Module includes checking computing module, predicted size module, DSU_VLC coding module, ICH coding module, selecting module, wherein examining Computing module is looked into, for quantifying residual values calculation code length according to the current group of pixels of input;The ICH coding module is used In being encoded to obtain the coded data of index value to the index value of input;The DSU_VLC coding module, for according to calculating Code length out obtains the coded data of current group of pixels quantization residual values to each pixel quantization residual values coding is currently organized; The coded data for the current group of pixels quantization residual values that the predicted size module is used to be exported according to DSU_VLC coding module is big The small size prediction that carries out is inputted as next group of inspection computing module;The selecting module, for the coded number from index value According to selecting one kind in the coded data with current group of pixels quantization residual values and export.
6. the system for implementing hardware of video display stream compressed encoding according to claim 1, which is characterized in that the rate is slow It deposits fifo module to carry out caching to the group data stream that code stream multiplex module exports and export after splicing according to storage order, specifically Are as follows:
To code stream multiplex module output a group data stream splice according to storage order, and judge spliced data length with it is upper Whether remaining bits meet splicing output condition after primary splicing, and satisfaction then exports the group data stream, and will exceed in data flow The data of splicing output condition are remained as the remaining bits spliced next time.
7. the system for implementing hardware of video display stream compressed encoding according to claim 6, it is characterised in that: the splicing is defeated Condition is that data code flow splicing is 48 full out.
8. a kind of hardware implementation method of video display stream compressed encoding, which comprises the following steps:
By the video source pixel of the coding rgb format to be compressed of input, it is converted into the pixel number of YCoCg format needed for compressed encoding According to and will cache as raw pixel data;
Extraction obtains extracting the reconstructed value for obtaining predicting required adjacent pixel in raw pixel data, and caching;According to generation For the control signal of compressed encoding, the pixel prediction for obtaining and currently organizing is calculated by the reconstructed value of the adjacent pixel of current pixel Value;
The pixel predictors currently organized and raw pixel data are made the difference and obtain pixel residual values, are obtained according to quantization parameter operation Current group of pixels quantifies residual values;The pixel predictors for quantifying residual values according to the current group of pixels of acquisition and currently organizing calculate, Obtain the reconstructed value of current group of pixels;
The pixel reconstructed value and raw pixel data that history according to the pre-stored data uses compare, and obtain color history index The reconstructed value and pixel index value of lower pixel;The reconstructed value of the current group of pixels of acquisition and color history are indexed to the weight of lower pixel Built-in value takes the reconstructed value of pixel under one of mode, carries out data storage using ping-pong operation mode;
Quantify the pixel index value that residual values and color history index module obtain to current group of pixels to be separately encoded to obtain Two kinds of entropy coding data, and select one of coding mode to export corresponding entropy coding data by calculating;According to output A kind of entropy coding data, obtain the compressed data stream of tri- components of Y, CO, Cg, by the data flow multiplexing of three components at one group of number According to stream, and cache and exported after splicing according to storage order.
9. the hardware implementation method of video display stream compressed encoding according to claim 8, it is characterised in that: the method is also Including judging the flat case where the original pixels currently organized, flatness signal is obtained;According to flatness signal and The QP value that the bit number of upper one group of entropy coding data is currently organized is adjusted.
10. the hardware implementation method of video display stream compressed encoding according to claim 8, it is characterised in that: the method It further include splicing to a group data stream according to storage order, and judge remaining ratio after spliced data length and last splicing Whether spy meets splicing output condition, and satisfaction then exports the group data stream, and the number that will exceed splicing output condition in data flow According to remaining as the remaining bits spliced next time.
CN201811636795.XA 2018-12-29 2018-12-29 A kind of system for implementing hardware and method of video display stream compressed encoding Pending CN109618157A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811636795.XA CN109618157A (en) 2018-12-29 2018-12-29 A kind of system for implementing hardware and method of video display stream compressed encoding

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811636795.XA CN109618157A (en) 2018-12-29 2018-12-29 A kind of system for implementing hardware and method of video display stream compressed encoding

Publications (1)

Publication Number Publication Date
CN109618157A true CN109618157A (en) 2019-04-12

Family

ID=66015410

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811636795.XA Pending CN109618157A (en) 2018-12-29 2018-12-29 A kind of system for implementing hardware and method of video display stream compressed encoding

Country Status (1)

Country Link
CN (1) CN109618157A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110572613A (en) * 2019-09-09 2019-12-13 贵州电网有限责任公司 Image monitoring device based on 4G and data processing communication method thereof
CN111770335A (en) * 2020-07-08 2020-10-13 西安万像电子科技有限公司 Data coding method and device
CN113994699A (en) * 2019-06-06 2022-01-28 北京字节跳动网络技术有限公司 Motion candidate list construction for video encoding and decoding
CN114339263A (en) * 2022-03-10 2022-04-12 合肥云联半导体有限公司 Lossless processing method for video data
CN114693818A (en) * 2022-04-14 2022-07-01 北京道达天际科技有限公司 Compression method suitable for digital ortho image data
CN116489368A (en) * 2023-06-21 2023-07-25 禹创半导体(深圳)有限公司 Image dynamic compression method and image dynamic compression device
WO2024011370A1 (en) * 2022-07-11 2024-01-18 Oppo广东移动通信有限公司 Video image processing method and apparatus, and coder/decoder, code stream and storage medium
TWI841467B (en) 2023-08-04 2024-05-01 大陸商北京集創北方科技股份有限公司 Flatness determination module, display stream compression encoder and information processing device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2773122A1 (en) * 2013-03-01 2014-09-03 intoPIX s.a. Method and device for display stream compression
CN104704828A (en) * 2012-10-03 2015-06-10 美国博通公司 Bounded rate near-lossless and lossless image compression
CN108881915A (en) * 2018-07-11 2018-11-23 武汉精测电子集团股份有限公司 Device and method based on DSC coding techniques video playing
CN108965877A (en) * 2018-07-04 2018-12-07 武汉精测电子集团股份有限公司 The device and method of video real-time display is realized based on DSC compression algorithm

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104704828A (en) * 2012-10-03 2015-06-10 美国博通公司 Bounded rate near-lossless and lossless image compression
EP2773122A1 (en) * 2013-03-01 2014-09-03 intoPIX s.a. Method and device for display stream compression
CN108965877A (en) * 2018-07-04 2018-12-07 武汉精测电子集团股份有限公司 The device and method of video real-time display is realized based on DSC compression algorithm
CN108881915A (en) * 2018-07-11 2018-11-23 武汉精测电子集团股份有限公司 Device and method based on DSC coding techniques video playing

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113994699A (en) * 2019-06-06 2022-01-28 北京字节跳动网络技术有限公司 Motion candidate list construction for video encoding and decoding
CN113994699B (en) * 2019-06-06 2024-01-12 北京字节跳动网络技术有限公司 Motion candidate list construction for video coding and decoding
CN110572613A (en) * 2019-09-09 2019-12-13 贵州电网有限责任公司 Image monitoring device based on 4G and data processing communication method thereof
CN111770335A (en) * 2020-07-08 2020-10-13 西安万像电子科技有限公司 Data coding method and device
CN111770335B (en) * 2020-07-08 2024-04-02 西安万像电子科技有限公司 Data coding method and device
CN114339263A (en) * 2022-03-10 2022-04-12 合肥云联半导体有限公司 Lossless processing method for video data
CN114693818A (en) * 2022-04-14 2022-07-01 北京道达天际科技有限公司 Compression method suitable for digital ortho image data
WO2024011370A1 (en) * 2022-07-11 2024-01-18 Oppo广东移动通信有限公司 Video image processing method and apparatus, and coder/decoder, code stream and storage medium
CN116489368A (en) * 2023-06-21 2023-07-25 禹创半导体(深圳)有限公司 Image dynamic compression method and image dynamic compression device
CN116489368B (en) * 2023-06-21 2023-09-01 禹创半导体(深圳)有限公司 Image dynamic compression method and image dynamic compression device
TWI841467B (en) 2023-08-04 2024-05-01 大陸商北京集創北方科技股份有限公司 Flatness determination module, display stream compression encoder and information processing device

Similar Documents

Publication Publication Date Title
CN109618157A (en) A kind of system for implementing hardware and method of video display stream compressed encoding
AU2012332327B2 (en) Method and apparatus for image compression storing encoding parameters in 2D matrices
CN106165418A (en) For selecting the system and method for quantization parameter (QP) in display stream compression (DSC)
CN105847815A (en) Video coding using spatial transform skip modes
CN108353177A (en) For reducing the system and method for slice boundaries visual artifacts in compression DSC is flowed in display
CN104822064B (en) encoding device, image processing system and method
CN101919250A (en) Pixel block processing
CN109196866A (en) For showing the subflow multiplexing of stream compression
CN107409219A (en) For showing the rate-constrained fall-back mode of stream compression
CN103327325A (en) Intra-frame prediction mode rapid self-adaptation selection method based on HEVC standard
CN103229508A (en) Image encoding device, and image encoding method
CN107040785A (en) The method and apparatus of image decoding and Image Coding
CN107454397A (en) The image coding/decoding method and device of color space conversion are performed to predicted value
CN106165420A (en) For showing the system and method for the Pingdu detection of stream compression (DSC)
CN108353170A (en) For the approximate system and method for fixed point in flowing compression (DSC) in display
CN102271251B (en) Lossless image compression method
CN106101703A (en) A kind of screen video compression method towards numeral KVM switcher
CN108881915A (en) Device and method based on DSC coding techniques video playing
WO2011064073A1 (en) Method, device and system for image compression and decompression using support vector regression
CN102801982A (en) Estimation method applied on video compression and based on quick movement of block integration
CN108259902A (en) Video data encoding and the video encoder for being configured as performing video data encoding
CN104717497A (en) JPEG_LS rule coding hardware achieving method based on scanning sequence changing
CN108886615A (en) The device and method of perception quantization parameter (QP) weighting for the compression of display stream
CN101406034B (en) Compression scheme using qualifier watermarking and apparatus using the compression scheme for temporarily storing image data in a frame memory
US20110299790A1 (en) Image compression method with variable quantization parameter

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20190412