CN109582334B - Upgrading method and device for programmable logic device - Google Patents
Upgrading method and device for programmable logic device Download PDFInfo
- Publication number
- CN109582334B CN109582334B CN201811442221.9A CN201811442221A CN109582334B CN 109582334 B CN109582334 B CN 109582334B CN 201811442221 A CN201811442221 A CN 201811442221A CN 109582334 B CN109582334 B CN 109582334B
- Authority
- CN
- China
- Prior art keywords
- file
- upgrade
- programmable logic
- upgrading
- card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
Abstract
The present specification provides a method and an apparatus for upgrading a programmable logic device, the method including: acquiring a total upgrade file of the programmable logic device; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files; calculating a second file check value according to the upgrade file and the file information thereof, and checking the total upgrade file according to the first file check value and the second file check value; and after the verification is passed, upgrading each programmable logic device according to the upgrading file and the file information thereof. According to the scheme, the upgrading files of the programmable logic devices are packaged into a total upgrading file, and the matching verification mechanism is used for verification, so that the defect that the upgrading fails due to file transmission errors can be avoided, and the upgrading of the programmable logic devices of the equipment can be improved.
Description
Technical Field
The present disclosure relates to the field of computer software technologies, and in particular, to a method and an apparatus for upgrading a programmable logic device.
Background
A Programmable Logic Device is widely applied to various electronic devices, and taking a Complex Programmable Logic Device (CPLD) as an example, a CPLD is a Programmable Logic Device that can be constructed according to customer requirements, and is developed from a PAL (Programmable Array Logic) Device and a GAL (Generic Array Logic) Device, and is a digital integrated circuit in which a user can construct Logic functions according to respective needs. The basic design method is to generate corresponding target files by means of an integrated development software platform and methods such as schematic diagrams, hardware description languages and the like, and to transmit codes to a target chip through a download cable, so as to realize a designed digital system. In the card insertion of the frame device, generally, a programmable logic device is used for single-board digital signal processing, such as power-on and power-off of the card insertion, chip reset, interrupt convergence, interface conversion, and the like.
With the accelerated development of the internet, cloud computing and big data industries, the scale and the construction speed of each enterprise network machine room and each data center are exponentially increased. As a core device, a frame device (e.g., a mainframe switch, a firewall, a storage device, etc.) has a strong performance and a high degree of scalability, and the importance thereof is also rapidly increasing. Although not the main business processing chip, the programmable logic device plays an important role in a single board. The versions of programmable logic devices need to be upgraded to solve known problems, or new functions are added according to customer needs, etc. Thus, the scalability of programmable logic devices, and the reliability of upgrades, is particularly important; if the upgrade fails or the upgrade is wrong, the plug-in card can not be started, and the damage of the plug-in card can be caused seriously.
In the conventional technical solution, in the on-line upgrade of the card-inserted programmable logic device of the frame device, an on-line upgrade file generated by using a manufacturer compiling tool is generally downloaded to each card through a management network port of a main control board, and an upgrade instruction of the programmable logic device of the corresponding card is issued through a remote management network port to upgrade the corresponding card. The technical scheme is easy to generate the problems of bit reversal, file and plug-in card mismatching or file incompleteness resulting in upgrading failure during file transmission.
Disclosure of Invention
In order to overcome the problems in the related art, the present specification provides a method and an apparatus for upgrading a programmable logic device.
According to a first aspect of embodiments herein, there is provided a method for upgrading a programmable logic device, the method including:
acquiring a total upgrade file of the programmable logic device; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files;
calculating a second file check value according to the upgrade file and the file information thereof, and checking the total upgrade file according to the first file check value and the second file check value;
and after the verification is passed, upgrading each programmable logic device according to the upgrading file and the file information thereof.
In one embodiment, the step of obtaining the total upgrade file of the programmable logic device includes:
and receiving a total upgrade file issued by an upgrade server through a remote management network port, and downloading the total upgrade file into a memory of a main control board of the frame type equipment.
In one embodiment, the total upgrade file includes an index area and a file area;
the index area is used for storing the first file check value and the file information of the upgrade file; the file area is used for storing the upgrading file.
In one embodiment, the upgrade file includes an upgrade file corresponding to a programmable logic device of each card of the frame device;
the file information of the upgrade file includes: the card-inserting ID of each card of the frame-type equipment, the initial position of the upgrade file, the file size and the file type;
the first file check value is a check value generated by other information except the check value in the total upgrade file according to an agreed check algorithm.
In one embodiment, the card ID is used to indicate the identity of a different card of the block device;
the file initial position is used for representing the storage initial position of the upgrade file of the programmable logic device corresponding to the plug-in card ID;
the file size is used for representing the size of an upgrade file of the programmable logic device corresponding to the plug-in card ID;
and the file type is used for representing the file type of the upgrading file of the programmable logic device corresponding to the plug-in card ID.
In an embodiment, the step of upgrading each programmable logic device according to the upgrade file and the file information thereof includes:
receiving an upgrading instruction through the remote management network port, and acquiring an upgrading file and file information of a corresponding plug-in card according to the upgrading instruction;
and upgrading the programmable logic device of the corresponding plug-in card according to the upgrading file and the file information thereof.
In one embodiment, the step of upgrading the programmable logic device of the corresponding card according to the upgrade file and the file information thereof includes:
acquiring a card insertion ID of a card to be upgraded according to the file information;
issuing the corresponding upgrade file to the memory of the management chip of the plug-in card according to the ID of the plug-in card; and the management chip downloads the upgrade file to the programmable logic device of the plug-in card for upgrading.
In one embodiment, the step of calculating a second file verification value according to the upgrade file and the file information thereof includes:
extracting the first file check value from the total upgrade file and storing the first file check value;
and calculating the second file check value by using other fields except the field corresponding to the first file check value in the total upgrade file according to the agreed checking algorithm.
In an embodiment, the step of verifying the total upgrade file according to the first file verification value and the second file verification value includes:
comparing the first file check value with the second file check value;
if the total upgrade files are equal, the total upgrade files are judged to pass the verification, otherwise, the total upgrade files are downloaded again.
According to a second aspect of embodiments herein, there is provided an upgrade apparatus for a programmable logic device, including:
the acquisition module is used for acquiring a total upgrade file of the programmable logic device; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files;
the verification module is used for calculating a second file verification value according to the upgrade file and the file information thereof and verifying the total upgrade file according to the first file verification value and the second file verification value;
and the upgrading module is used for upgrading each programmable logic device according to the upgrading file and the file information thereof after the verification is passed.
According to a third aspect of the embodiments of the present specification, there is provided a frame device, comprising a main control board and a plurality of cards provided with programmable logic devices and controlled by the main control board, wherein the main control board is provided with a processor and can run a computer program on the processor, and when the processor executes the program, the following method is implemented:
acquiring a total upgrade file of the programmable logic device; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files;
calculating a second file check value according to the upgrade file and the file information thereof, and checking the total upgrade file according to the first file check value and the second file check value;
and after the verification is passed, upgrading each programmable logic device according to the upgrading file and the file information thereof.
The technical scheme provided by the embodiment of the specification can have the following beneficial effects:
in the embodiment of the specification, a total upgrade file including a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files is obtained, and a second file check value is calculated according to the upgrade files and the file information of the upgrade files to check the total upgrade file in combination with the first file check value; and upgrading each programmable logic device after the verification is passed. According to the scheme, the upgrading files of the programmable logic devices are packaged into a total upgrading file, verification is carried out after transmission, and upgrading is carried out after verification, so that the defect that upgrading fails due to file transmission errors can be avoided, and the upgrading accuracy and efficiency of the programmable logic devices of the equipment can be improved.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the specification.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the present specification and together with the description, serve to explain the principles of the specification.
Fig. 1 is a schematic structural diagram of a block-type device shown in the present specification according to an exemplary embodiment.
Fig. 2 is a flow chart illustrating a method for upgrading a programmable logic device according to an exemplary embodiment of the present description.
FIG. 3 is a diagram illustrating a format of a general upgrade file, shown in accordance with an exemplary embodiment of the present specification.
FIG. 4 is a schematic diagram of an upgrade flow shown in accordance with an exemplary embodiment of the present description.
Fig. 5 is a block diagram of an upgrade apparatus for a programmable logic device, shown in accordance with an exemplary embodiment of the present description.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present specification. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the specification, as detailed in the appended claims.
The terminology used in the description herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the description. As used in this specification and the appended claims, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should also be understood that the term "and/or" as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.
It should be understood that although the terms first, second, third, etc. may be used herein to describe various information, these information should not be limited to these terms. These terms are only used to distinguish one type of information from another. For example, the first information may also be referred to as second information, and similarly, the second information may also be referred to as first information, without departing from the scope of the present specification. The word "if" as used herein may be interpreted as "at … …" or "when … …" or "in response to a determination", depending on the context.
The following provides a detailed description of examples of the present specification.
The method for upgrading the programmable logic device in the embodiment of the present description may be applied to a frame device, and upgrade a programmable logic device (such as a CPLD) on a card inserted in the device. Referring to fig. 1, fig. 1 is a schematic structural diagram of a frame device, where the frame device includes a main control board, the main control board is provided with a management network port, the device includes a plurality of boards, and each board has a programmable logic device; in the figure, a card of a frame device is taken as an example to describe an upgrading scheme of a programmable logic device, as shown in the figure, firstly, a manufacturer compiling tool is used in an upgrading server to generate an online upgrading file of the programmable logic device, the frame device is downloaded to a memory of a main control board through a management network port of the main control board, then, a programmable logic device upgrading instruction corresponding to the card is issued through a remote management network port, the upgrading file is issued to a management chip memory on the corresponding card through a control channel (such as PCIe, GE and the like), and the management chip is downloaded to the programmable logic device through a bus (such as I2C, SPI, JTAG, localbus and the like) to be upgraded.
Referring to fig. 2, fig. 2 is a flowchart illustrating an upgrading method of a programmable logic device according to an exemplary embodiment of the present disclosure, which mainly includes the following steps:
in step S101, a total upgrade file of the programmable logic device is acquired; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files.
In this step, the upgrade file of the online programmable logic device is mainly downloaded from the upgrade server, and the upgrade file is a total upgrade file including all the programmable logic devices in the frame type equipment; the total upgrade file includes, in addition to the upgrade files of the respective programmable logic devices, file information of the upgrade files and a first file verification value for subsequent verification.
With reference to the block device diagram shown in fig. 1, a total upgrade file may be generated in an upgrade server, where the total upgrade file includes a first file check value, an upgrade file for each programmable logic device, and file information of the upgrade file; compared with the traditional online upgrade file, the total upgrade file referred in the specification can be generated by compiling software provided by a manufacturer respectively, and then the online upgrade files of the programmable logic devices of each plug-in card are combined into one total upgrade file according to an agreed algorithm.
In an embodiment, for the total upgrade file, as shown in fig. 3, two areas may be set, one is an index area, and the index area is used to store the first file verification value and the file information of the upgrade file; the other is a file area for storing the upgrade file.
Furthermore, the upgrade file may include an upgrade file corresponding to a programmable logic device of each card of the frame device; the first file check value is a check value generated by the agreed check algorithm (such as the CRC32 check algorithm) according to other information except the check value in the total upgrade file. The file information of the upgrade file may include: the card-inserting ID of each card of the frame-type device, the initial position of the upgrade file, the file size, the file type and the like. The address of each plug-in card can be identified through the ID of the plug-in card, the corresponding upgrade file can be matched, and the problem that the upgrade file is not matched with the plug-in card to cause unsuccessful upgrade is avoided.
As an embodiment, the specific role in the file information of the upgrade file is as follows:
a card ID field for indicating a field for identifying different cards of the frame device; that is, the frame device is used for identifying the unique field of different single boards, and if a plurality of cards share a programmable logic device program, a plurality of different IDs can be added in the upgrade file.
And the file initial position field is used for indicating the storage initial position of the upgrade file of the programmable logic device corresponding to the plug-in card ID.
A file size field for indicating a size of an upgrade file of the programmable logic device corresponding to the card insertion ID.
And the file type field is used for indicating the file type of the upgrading file of the programmable logic device corresponding to the plug-in card ID.
As shown in fig. 3, fig. 3 is a schematic diagram of a format of a total upgrade file, where the upgrade file format is shown, the total upgrade file includes a first file verification value, and is recorded as a file verification field in a file, the frame device includes plug-in cards a to X, and file information records a plug-in card ID, a start position of the upgrade file, a file size, and file type information, respectively. The upgrade files of the plug-in cards A to X are respectively stored in the file area.
In addition, in order to avoid the problems of errors possibly existing in the file transmission process and error upgrading caused by mismatching of the file and the plug-in card, in practical application, the ID of the plug-in card and a file verification field can be added into the file name of the upgraded file, so that whether the file has errors or not can be judged according to the file name, the file name needs to be modified in each file upgrading, if a plurality of different plug-in cards share one program, the file name can be upgraded by modifying according to the ID of the plug-in card, and the implementation process of the scheme can be simpler.
In an embodiment, for the step of obtaining the total upgrade file, in combination with the frame device structure shown in fig. 1, the total upgrade file issued by the upgrade server may be received through the remote management network port, and the total upgrade file is downloaded to the memory of the main control board of the frame device, and then the total upgrade file is verified.
In step S102, a second file check value is calculated according to the upgrade file and the file information thereof, and the total upgrade file is checked according to the first file check value and the second file check value.
In the step, a second file check value can be calculated by using the upgrade file and the file information thereof, and then the total upgrade file is checked by using the first file check value and the second file check value.
In one embodiment, the step of calculating the second file verification value may include the following:
extracting the first file check value from the total upgrade file and storing the first file check value; calculating the second file check value by using other fields except the field corresponding to the first file check value in the total upgrade file according to the agreed checking algorithm; wherein the contract checking algorithm is consistent with the first file check value by using a check algorithm, such as a CRC32 check algorithm.
The step of verifying the total upgrade file according to the first file verification value and the second file verification value may include the following steps:
comparing the first file check value with the second file check value; if the total upgrade files are equal, the total upgrade files are judged to pass the verification, otherwise, the total upgrade files can be prompted to be wrong, and then the total upgrade files are downloaded again.
In step S103, after the verification is passed, each programmable logic device is upgraded according to the upgrade file and the file information thereof.
In an embodiment, in the step of upgrading each programmable logic device in step S103, the upgrading instruction may be received through the remote management interface, and the upgrade file and the file information thereof of the corresponding plug-in card may be obtained according to the upgrading instruction; and then upgrading the programmable logic device of the corresponding plug-in card according to the upgrading file and the file information thereof.
After the verification is passed, the upgrade server can issue an instruction, the frame type device receives the upgrade instruction through the remote management network port, the next upgrade operation can be executed, and if the verification is not passed, the total upgrade file needs to be retransmitted at the moment.
As an embodiment, the upgrade process may be specifically as follows:
acquiring a card insertion ID of a card to be upgraded according to the file information; issuing the corresponding upgrade file to the memory of the management chip of the plug-in card according to the ID of the plug-in card; and the management chip downloads the upgrade file to the programmable logic device of the plug-in card for upgrading.
The upgrading server issues an upgrading instruction through the remote management internet access, after the upgrading instruction is issued to the main control board, the main control board acquires a card inserting ID of a card to be upgraded according to the upgrading instruction, issues a corresponding upgrading file to a memory of a management chip of the card to be upgraded according to the card inserting ID, and the management chip on the card downloads the upgrading file to the programmable logic device through the low-speed bus to complete upgrading.
Referring to fig. 4, fig. 4 is a schematic diagram of an upgrade flow, an upgrade server may merge online upgrade files of programmable logic devices of plug-in cards of a frame device into a total upgrade file, then download the file into a memory of a main control board through a remote management network port, then check the integrity and correctness of the file by the main control board of the frame device according to a predetermined check algorithm, separate the online upgrade files of all the plug-in cards after the check is passed, and issue the correct file to each plug-in card through a unique ID of each plug-in card, so as to upgrade the corresponding programmable logic device, thereby implementing the function of upgrading the programmable logic devices of all the plug-in cards of the frame device by using the total upgrade file, checking the correctness of the upgrade file through the predetermined check algorithm, and avoiding the problem of upgrade failure caused by errors in the file transmission process.
Furthermore, the unique ID of each plug-in card is added to the total upgrade file to match the corresponding upgrade file, so that the problem that the upgrade file is not matched with the plug-in card is avoided, and the upgrade accuracy and efficiency of the programmable logic device of the equipment are improved.
As shown in fig. 5, fig. 5 is a block diagram of an upgrade apparatus for a programmable logic device shown in the present specification according to an exemplary embodiment, the apparatus including:
an obtaining module 101, configured to obtain a total upgrade file of the programmable logic device; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files;
the verification module 102 is configured to calculate a second file verification value according to the upgrade file and file information thereof, and verify the total upgrade file according to the first file verification value and the second file verification value;
and the upgrading module 103 is used for upgrading each programmable logic device according to the upgrading file and the file information thereof after the verification is passed.
The implementation process of the functions and actions of each module in the above device is specifically described in the implementation process of the corresponding step in the above method, and is not described herein again.
For the device embodiments, since they substantially correspond to the method embodiments, reference may be made to the partial description of the method embodiments for relevant points. The above-described embodiments of the apparatus are merely illustrative, wherein the modules described as separate parts may or may not be physically separate, and the parts displayed as modules may or may not be physical modules, may be located in one place, or may be distributed on a plurality of network modules. Some or all of the modules can be selected according to actual needs to achieve the purpose of the solution in the specification. One of ordinary skill in the art can understand and implement it without inventive effort.
According to an embodiment of the present disclosure, there is further provided a frame device, including at least a main control board and a plurality of cards provided with programmable logic devices and controlled by the main control board, where the cards may also be provided with a management chip, the main control board is provided with a processor, and may run a computer program on the processor, where the processor implements the following method when executing the program:
acquiring a total upgrade file of the programmable logic device; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files;
calculating a second file check value according to the upgrade file and the file information thereof, and checking the total upgrade file according to the first file check value and the second file check value;
and after the verification is passed, upgrading each programmable logic device according to the upgrading file and the file information thereof.
The foregoing description has been directed to specific embodiments of this disclosure. Other embodiments are within the scope of the following claims. In some cases, the actions or steps recited in the claims may be performed in a different order than in the embodiments and still achieve desirable results. In addition, the processes depicted in the accompanying figures do not necessarily require the particular order shown, or sequential order, to achieve desirable results. In some embodiments, multitasking and parallel processing may also be possible or may be advantageous.
Other embodiments of the present description will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. This specification is intended to cover any variations, uses, or adaptations of the specification following, in general, the principles of the specification and including such departures from the present disclosure as come within known or customary practice within the art to which the specification pertains. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the specification being indicated by the following claims.
It will be understood that the present description is not limited to the precise arrangements described above and shown in the drawings, and that various modifications and changes may be made without departing from the scope thereof. The scope of the present description is limited only by the appended claims.
The above description is only a preferred embodiment of the present disclosure, and should not be taken as limiting the present disclosure, and any modifications, equivalents, improvements, etc. made within the spirit and principle of the present disclosure should be included in the scope of the present disclosure.
Claims (9)
1. A method for upgrading a programmable logic device, comprising:
acquiring a total upgrade file of the programmable logic device; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files; the total upgrade file comprises an index area and a file area; the index area is used for storing the first file check value and the file information of the upgrade file; the file area is used for storing the upgrading file;
calculating a second file check value according to the upgrade file and the file information thereof, and checking the total upgrade file according to the first file check value and the second file check value;
and after the verification is passed, upgrading each programmable logic device according to the upgrading file and the file information thereof.
2. The method of claim 1, wherein the step of obtaining the total upgrade file for the programmable logic device comprises:
and receiving a total upgrade file issued by an upgrade server through a remote management network port, and downloading the total upgrade file into a memory of a main control board of the frame type equipment.
3. The method of claim 2, wherein the upgrade file comprises an upgrade file corresponding to a programmable logic device of each add-in card of the boxed device;
the file information of the upgrade file includes: the card-inserting ID of each card of the frame-type equipment, the initial position of the upgrade file, the file size and the file type;
the first file check value is a check value generated by other information except the check value in the total upgrade file according to an agreed check algorithm.
4. The method of claim 3, wherein the paddle card ID is used to identify a different paddle card of the device in frame;
the file initial position is used for representing the storage initial position of the upgrade file of the programmable logic device corresponding to the plug-in card ID;
the file size is used for representing the size of an upgrade file of the programmable logic device corresponding to the plug-in card ID;
and the file type is used for representing the file type of the upgrading file of the programmable logic device corresponding to the plug-in card ID.
5. The method of claim 4, wherein the step of upgrading each programmable logic device according to the upgrade file and the file information thereof comprises:
receiving an upgrading instruction through the remote management network port, and acquiring an upgrading file and file information of a corresponding plug-in card according to the upgrading instruction;
and upgrading the programmable logic device of the corresponding plug-in card according to the upgrading file and the file information thereof.
6. The method of claim 5, wherein said step of upgrading the programmable logic device of the corresponding card based on the upgrade file and its file information comprises:
acquiring a card insertion ID of a card to be upgraded according to the file information;
issuing the corresponding upgrade file to the memory of the management chip of the plug-in card according to the ID of the plug-in card; and the management chip downloads the upgrade file to the programmable logic device of the plug-in card for upgrading.
7. The method of claim 5, wherein the step of calculating a second file check value according to the upgraded file and the file information thereof comprises:
extracting the first file check value from the total upgrade file and storing the first file check value;
and calculating the second file check value by using other fields except the field corresponding to the first file check value in the total upgrade file according to the agreed check algorithm.
8. The method of claim 7, wherein the step of verifying the total upgrade file according to the first file verification value and the second file verification value comprises:
comparing the first file check value with the second file check value;
if the total upgrade files are equal, the total upgrade files are judged to pass the verification, otherwise, the total upgrade files are downloaded again.
9. An apparatus for upgrading a programmable logic device, the apparatus comprising:
the acquisition module is used for acquiring a total upgrade file of the programmable logic device; the total upgrade file comprises a first file check value, upgrade files of all programmable logic devices and file information of the upgrade files; the total upgrade file comprises an index area and a file area; the index area is used for storing the first file check value and the file information of the upgrade file; the file area is used for storing the upgrading file;
the verification module is used for calculating a second file verification value according to the upgrade file and the file information thereof and verifying the total upgrade file according to the first file verification value and the second file verification value;
and the upgrading module is used for upgrading each programmable logic device according to the upgrading file and the file information thereof after the verification is passed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811442221.9A CN109582334B (en) | 2018-11-29 | 2018-11-29 | Upgrading method and device for programmable logic device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811442221.9A CN109582334B (en) | 2018-11-29 | 2018-11-29 | Upgrading method and device for programmable logic device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109582334A CN109582334A (en) | 2019-04-05 |
| CN109582334B true CN109582334B (en) | 2022-04-26 |
Family
ID=65925592
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811442221.9A Active CN109582334B (en) | 2018-11-29 | 2018-11-29 | Upgrading method and device for programmable logic device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109582334B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112559017A (en) * | 2019-09-10 | 2021-03-26 | 北京嗨动视觉科技有限公司 | Program upgrading method and device of card-inserting type equipment, card-inserting type equipment and system |
| CN111381851B (en) * | 2020-03-03 | 2023-11-24 | 上海御渡半导体科技有限公司 | Batch upgrading method of multi-firmware distributed board card based on special codes |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105468389A (en) * | 2014-09-04 | 2016-04-06 | 中兴通讯股份有限公司 | CPLD-based remote upgrading control method and apparatus |
| CN105487888A (en) * | 2015-11-26 | 2016-04-13 | 武汉光迅科技股份有限公司 | Method for generating upgrade file in system upgrade and/or application upgrade |
| CN107181971A (en) * | 2017-05-22 | 2017-09-19 | 华为软件技术有限公司 | The upgrade method and relevant device of a kind of IPTV terminal |
| CN107562434A (en) * | 2016-06-30 | 2018-01-09 | 中兴通讯股份有限公司 | Preparation method, upgrade method, device and the equipment of upgrade file |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102308281A (en) * | 2011-07-21 | 2012-01-04 | 华为技术有限公司 | Method and system for conducting dynamic upgrading on chip, and substrate management controller |
| CN105094876B (en) * | 2014-05-20 | 2019-02-12 | 华为技术有限公司 | The upgrade processing method of CPLD, device and system |
-
2018
- 2018-11-29 CN CN201811442221.9A patent/CN109582334B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105468389A (en) * | 2014-09-04 | 2016-04-06 | 中兴通讯股份有限公司 | CPLD-based remote upgrading control method and apparatus |
| CN105487888A (en) * | 2015-11-26 | 2016-04-13 | 武汉光迅科技股份有限公司 | Method for generating upgrade file in system upgrade and/or application upgrade |
| CN107562434A (en) * | 2016-06-30 | 2018-01-09 | 中兴通讯股份有限公司 | Preparation method, upgrade method, device and the equipment of upgrade file |
| CN107181971A (en) * | 2017-05-22 | 2017-09-19 | 华为软件技术有限公司 | The upgrade method and relevant device of a kind of IPTV terminal |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109582334A (en) | 2019-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110134415A (en) | A kind of controller and its method for upgrading software and device | |
| CN111428462B (en) | Communication protocol template construction method and terminal equipment | |
| EP1691276B1 (en) | System and method for verifying compatiblity of computer equipment with a software product | |
| CN110162435B (en) | Method, system, terminal and storage medium for starting and testing PXE of server | |
| CN107111595B (en) | Method, device and system for detecting early boot errors | |
| CN109582334B (en) | Upgrading method and device for programmable logic device | |
| CN110554938B (en) | BIOS (basic input output System) testing method, system, terminal and storage medium based on script set | |
| CN111209151A (en) | Linux-based NVME SSD hot plug test method, system, terminal and storage medium | |
| CN112286750A (en) | GPIO (general purpose input/output) verification method and device, electronic equipment and medium | |
| CN111966551A (en) | Method, system, terminal and storage medium for verifying remote command execution result | |
| CN114185571A (en) | Firmware upgrading method and device of CPLD, terminal and readable storage medium | |
| CN114064216A (en) | Virtual machine initialization method, device, terminal equipment and storage medium | |
| CN107992420B (en) | Management method and system for test item | |
| CN113672260B (en) | Method for initializing CPU of processor | |
| CN109902001A (en) | To the detection method and terminal device of uninitialized variable | |
| CN109783031B (en) | Method, device, terminal and storage medium for checking drive letter and slot number of RAID card | |
| CN109802866B (en) | Network card SR-IOV function testing method, device, terminal and storage medium | |
| CN112860283B (en) | SP upgrade package self-identification upgrade method and device and computer equipment | |
| CN110096888B (en) | Method and system for accelerating verification and analyzing SMM potential safety hazard | |
| CN113326046A (en) | Method and device for acquiring compiling time length | |
| CN111324537A (en) | Test script-based test method and device and computer equipment | |
| CN112419052A (en) | Transaction testing method and device, electronic equipment and readable storage medium | |
| CN111858198A (en) | Multi-scheme memory plugging test method, system, terminal and storage medium | |
| CN113407394B (en) | Method, device, equipment and medium for server RAS function test | |
| CN115291957B (en) | Initialization method and device of multiprocessor mainboard |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |