CN109558367B - Multi-bus processor MHAL routing method - Google Patents

Multi-bus processor MHAL routing method Download PDF

Info

Publication number
CN109558367B
CN109558367B CN201811270922.9A CN201811270922A CN109558367B CN 109558367 B CN109558367 B CN 109558367B CN 201811270922 A CN201811270922 A CN 201811270922A CN 109558367 B CN109558367 B CN 109558367B
Authority
CN
China
Prior art keywords
bus
processor
routing
data
physical address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811270922.9A
Other languages
Chinese (zh)
Other versions
CN109558367A (en
Inventor
邵龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Southwest Electronic Technology Institute No 10 Institute of Cetc
Original Assignee
Southwest Electronic Technology Institute No 10 Institute of Cetc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Southwest Electronic Technology Institute No 10 Institute of Cetc filed Critical Southwest Electronic Technology Institute No 10 Institute of Cetc
Priority to CN201811270922.9A priority Critical patent/CN109558367B/en
Publication of CN109558367A publication Critical patent/CN109558367A/en
Application granted granted Critical
Publication of CN109558367B publication Critical patent/CN109558367B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17306Intercommunication techniques
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/0003Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain

Abstract

The invention discloses a multi-bus processor MHAL routing method, which aims to solve the problem of multi-bus connection MHAL routing method among processors and is realized by the following technical scheme; in the step, a routing related information table is established in advance; in the step of sending data routing, a sending data routing function searches a processor bus port physical address destPD, a local processor bus port physical address localPD and a bus driver from the three tables respectively by using the three tables in the routing related information table according to the logical address LD, calls the corresponding bus driver, and sends a data packet to a processor corresponding to the nextPD through a bus corresponding to the localPD; in the step of receiving data, the received data routing function completes the received data routing, and when receiving data, the data packet needing to be forwarded by the routing is forwarded according to the sending data routing flow.

Description

Multi-bus processor MHAL routing method
Technical Field
The invention relates to the field of software radio, in particular to a multi-bus processor MHAL routing method in a software communication system structure.
Background
The Software Communications Architecture (SCA) provides an implementation-independent open architecture for the design of software radios. The SCA separates waveform application from bottom hardware and an operating system through a layered structure, provides a distributed processing environment through a CORBA technology, and realizes the portability of waveforms. In order to meet different communication service requirements, multiple processors are generally used in software-radio hardware platform design, and the various processors have great differences in architecture and programming mechanism, and support the CORBA to different degrees. The common processor only supports CORBA by general purpose processor GPP (general purpose processor), and the digital signal processor DSP and the field programmable gate array FPGA do not support CORBA generally. The following naming convention applies to processors: GPP stands for CORBA-capable processors (which may be CORBA-capable DSPs); DSP stands for a processor supporting C language, but does not support CORBA; FPGAs represent processors that support HDL, as well as CORBA. The software radio hardware platform is a heterogeneous processor platform consisting of a General Purpose Processor (GPP) and a special processor (DSP)/FPGA, and the difficulty of management and component interconnection and intercommunication is increased due to the difference of application development environments caused by the distributed heterogeneous characteristics of the platform, so that the flexibility of the system is limited. The current SCA specification provides a transparent data distribution mechanism for components on the general purpose processor GPP by means of CORBA middleware, i.e. a component on GPP can transmit data to another GPP component via CORBA without concern about the location of the other party and how the data is routed. But this is not applicable for special purpose processors like DSP/FPGA, since they do not directly support CORBA middleware yet, so the communication between DSP/FPGA components and GPP components and between components on different DSP/FPGAs depends on the modem level hardware abstraction layer MHAL specification. In the software radio based on SCA, communication between GPPs and inside is provided by CORBA middleware, and communication between GPPs and DSPs, between GPPs and FPGAs, between DSPs and between FPGAs is realized by a modulation and demodulation hardware abstraction layer (MHAL).
The MHAL specification is used to address platform independence of waveforms. MHAL is an underlying communications model that improves the portability of waveform components by providing standard protocols and interfaces to the underlying hardware and waveform components in different computing units on a hardware platform. MHAL specifies that a hardware abstraction layer performs data interaction In a packet switching mode, and each data packet has four fields of IU (In-Use), logical address LD (logical destination), length and Payload. When the information source program sends data, the information source program packs the data according to an MHAL message format, an LD field of the data packet is a logic address of the information sink program, and then a standard interface function Mhal _ Comm or a pushPacket function provided by the MHAL is called to send the data packet to a corresponding processor through a bus driving program. When the information sink program receives data, after the MHAL receives the data packet, the MHAL analyzes the logic address LD field of the data packet and calls the information sink program which is called and corresponds to the logic address LD field.
The MHAL specification defines standard API interfaces and message formats, and the description of data routing is simple, only specifying that routing functionality is required. The existing MHAL routing method includes: when the source program sends data, the MHAL searches a processor address PD (physical destination) operated by the sink program corresponding to the logic address of the sink program from the LD and PD mapping table according to the LD, and calls a bus driver by taking the PD as an input parameter so as to send a data packet to a processor corresponding to the PD. When the information sink program receives data, the MHAL searches for the corresponding callback information sink program from the LD and information sink program mapping table according to the LD and calls the callback information sink program. The existing MHAL routing method has the following disadvantages:
the existing MHAL routing method does not support a station system with multiple buses between processors.
The PD distribution in the existing MHAL routing method is according to a processor-PD, and a single-bus station system is arranged among the processors, so that the existing method can be adapted. In the current radio station system, a plurality of buses among processors are often involved, and a control bus and a data bus are typically coexisted. The control bus is generally low in speed but high in real-time performance and is used for transmitting control parameters. Data buses are typically high in speed, but not in strong real-time, and are used to transmit traffic data. In the existing MHAL routing method, one processor and one PD are used, when data is sent, only a data packet packed according to MHAL message format is transmitted to MHAL, MHAL can search for the PD according to LD, but one PD corresponds to two buses, and MHAL cannot know which bus driver is called. Therefore, the existing MHAL routing method cannot be used in a multi-bus station system between processors.
The existing MHAL routing method does not support a multi-port radio system of a processor.
When the existing MHAL routing method is used for sending data, only data packets packed according to MHAL message formats are transmitted to the MHAL, the MHAL can search the PD according to the LD, and the MHAL cannot determine which port of a bus to send the data packets, and cannot be used in a multi-port radio station system of a processor.
And thirdly, the existing MHAL routing method does not support packet routing forwarding.
The existing MHAL routing method is based on the condition of single bus full interconnection among processors, that is, each processor can access all other processors through a unique port of a bus, and does not consider the condition that the a processor is connected with the B processor, the B processor is connected with the C processor, and the C processor is not connected with the a processor, but the a processor needs to be communicated with the C processor, that is, the existing MHAL routing method does not support packet routing forwarding, which is often found in the existing radio system.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provides a method for solving the problem that multi-bus connection between processors and the requirement of the processors for supporting MHAL routing in a forwarding station system are completely complied with MHAL specifications.
The above object of the present invention can be achieved by a method for MHAL routing by a multi-bus processor, comprising three steps of establishing a routing related information table, sending a data route, and receiving a data route;
in the step of establishing a routing related information table, planning a physical address PD in advance according to a bus type and a bus port on a processor by taking the bus port as a minimum unit, and planning a logical address LD according to a waveform number, a component number and a port number, and on the basis, establishing a physical topology information table, a PD and bus driver mapping table, an LD and PD mapping table and an LD and sink program mapping table according to the connection relation of each bus port physical address PD between processors, the corresponding relation of each bus port physical address PD and a bus driver on each processor, the component deployment condition and the corresponding relation of each LD and a callback function;
in the step of sending data routing, a sending data routing function completes sending data routing, and the sending data routing function searches a processor bus port physical address destPD corresponding to the logic address of an information sink program from an LD (logical address) and PD mapping table according to the logic address LD by using three tables, namely a physical topology information table, a PD and bus driver mapping table and an LD and PD mapping table in a routing related information table; according to the destPD, searching a physical address nextPD of a corresponding next hop processor bus port and a physical address localPD of a corresponding local processor bus port from a physical topology information table; according to localPD, a bus driver corresponding to a bus port of a local processor is searched from a PD and bus driver mapping table, then, with nextPD as an input parameter, the corresponding bus driver is called so as to send a data packet to a processor corresponding to nextPD through a bus corresponding to localPD;
in the step of receiving data, a received data routing function completes received data routing, and the received data routing function forwards a data packet needing routing forwarding according to a sending data routing process by using an LD field in a routing related information table and an information sink program mapping table when receiving data; and the receiving data route searches a corresponding callback sink program from a mapping table of the LD and the sink program according to the logic address LD, if the corresponding callback sink program is found, the sink program is called to process the receiving data packet, otherwise, a sending data route function is called, and the data packet is forwarded according to a sending data route flow.
Compared with the prior art, the invention has the following beneficial effects:
inter-processor multi-buses are supported. The invention plans the PD with the bus port as the minimum unit according to the bus type and the bus port on the processor, and ensures that each port has an independent PD. When data is sent, a data sending routing function searches for destPD from an LD and PD mapping table according to the LD, searches for corresponding nextPD and localPD from a physical topology information table according to the destPD, and searches for a corresponding bus driver from a PD and bus driver mapping table according to localPD, so that when a data packet is sent by using a standard interface function Mhal _ Comm or pushPacket specified by MHAL specification, which bus used by the data packet can be determined for transmission. The problem that bus selection cannot be performed when a standard interface function Mhal _ Comm or pushPacket specified by an MHAL specification is used for sending a data packet in the conventional MHAL routing method is solved, and a multi-bus radio station system is supported among processors.
Multiple ports of the processor are supported. The invention plans the PD by taking the bus port as the minimum unit, looks up the corresponding nextPD and localPD from the physical topology information table according to the destPD, and looks up the corresponding bus driver from the PD and bus driver mapping table according to the localPD, thereby determining which port of which bus is selected to transmit data. The problem that the existing MHAL routing method cannot determine which port of the bus sends data is solved, and a support processor is a multi-port radio station system.
And supporting the routing and forwarding of the data packet. The invention completes the route of the received data by the route function of the received data, the route function of the received data looks up the corresponding callback sink program from the mapping table of LD and sink program according to LD, if the corresponding callback sink program is found, the sink program is called to process the received data packet, otherwise, the route function of the sent data is called to forward the data packet according to the route flow of the sent data. The invention solves the problem that the existing MHAL routing method does not support the routing and forwarding of the data packet.
The universality is good. The routing method of the invention is that under the premise of not changing standard API interface and message format specified by MHAL standard, PD is planned by using bus port as minimum unit, LD is planned by using waveform number, component number and port number, and the mapping table of PD and bus driving program, LD and PD and LD and sink program is used to describe the mapping of waveform component port number and processor bus port in the whole routing process, thereby solving the MHAL routing problem under the condition of multiple buses among processors and multiple ports of processors, and having good universality.
Drawings
The technical solution of the present invention is further described below with reference to the accompanying drawings, but the content of the present invention is not limited to the following description.
FIG. 1 is a diagram of the multi-bus processor MHAL routing of the present invention.
Fig. 2 is a transmit data routing flow diagram of fig. 1.
Fig. 3 is a receive data routing flow diagram of fig. 1.
Detailed Description
See fig. 1. The embodiment of the invention provides a multi-bus processor MHAL routing method, which comprises three steps of establishing a routing related information table, sending a data route and receiving the data route. In the step of establishing the routing related information table, four tables including a physical topology information table, a mapping table of PD and bus driver, a mapping table of LD and PD, and a mapping table of LD and sink are established. The step of sending data route uses three tables of physical topology information table, PD and bus driver mapping table and LD and PD mapping table. And receiving the data route, wherein the LD segment and the information sink program mapping table are utilized, and if the data packet needs to be forwarded by the route, the data packet needs to be forwarded according to the sending data route flow.
The physical address PD is planned by taking the bus port as a minimum unit according to the bus type and the bus port on the processor, and each port is ensured to have an independent PD.
And the logic address LD is planned according to the waveform number, the component number and the port number, so that the logic address LD in the radio station system is unique.
And the physical topology information table is established according to the connection relation of each bus port physical address PD among the processors and is used for searching the corresponding bus port physical address nextPD of the next hop processor and the corresponding bus port physical address localPD of the local processor according to the bus port physical address destPD corresponding to the processor operated by the information sink program during data routing.
The mapping table of the PD and the bus driver is established according to the corresponding relation between the physical address PD of the bus port on each processor and the bus driver and is used for searching the bus driver corresponding to the local bus port according to the local bus port physical address localPD when sending data routing.
And the LD and PD mapping table is established according to the deployment condition of the components and is used for searching a bus port physical address destPD corresponding to the information sink program operated by the information sink program corresponding to the logic address of the information sink program according to the LD when the data route is sent.
And the LD and sink program mapping table is established according to the corresponding relation between each LD and the callback function and is used for searching the corresponding callback sink program according to the LD when receiving the data route.
The data sending routing is completed by a data sending routing function and is used for searching a processor bus port physical address destPD corresponding to the logic address of the information sink program from an LD and PD mapping table according to the logic address LD when data is sent; according to the destPD, searching a physical address nextPD of a corresponding next hop processor bus port and a physical address localPD of a corresponding local processor bus port from a physical topology information table; according to localPD, a bus driver corresponding to a bus port of a local processor is searched from a PD and bus driver mapping table, then, with nextPD as an input parameter, the corresponding bus driver is called so as to send a data packet to a processor corresponding to nextPD through a bus corresponding to localPD;
and receiving the data route, which is completed by the received data route function, and is used for searching a corresponding callback sink program from a mapping table of the LD and the sink program according to the logic address LD when receiving data, calling the sink program to process the received data packet if the corresponding callback sink program is found, and calling the sent data route function to forward the data packet according to the sent data route flow if the corresponding callback sink program is not found.
See fig. 2. The flow of the multi-bus processor MHAL routing data transmission is as follows: the information source program calls a standard interface function Mhal _ Comm or pushPacket specified by MHAL specification, and the data packet is packaged and sent according to the MHAL message format; the sending data routing function extracts an LD field in the data packet, and a processor bus port physical address destPD corresponding to the logic address of the information sink program is searched from an LD and PD mapping table according to the LD; then, according to the destPD, searching a corresponding next hop processor bus port physical address nextPD and a corresponding local processor bus port physical address localPD from the physical topology information table; then according to localPD, searching a bus driver corresponding to the bus port of the local processor from a PD and bus driver mapping table; finally, calling the corresponding bus driver by taking the nextPD as an input parameter so as to send the data packet to the processor corresponding to the nextPD through the bus corresponding to the localPD.
See fig. 3. The flow of the multi-bus processor MHAL routing receiving data is as follows: after the bus port receives the data packet, the received data routing function extracts an LD field in the data packet, according to the LD, a corresponding callback sink program is searched from an LD and sink program mapping table, whether the corresponding callback sink program is searched or not is judged, and if the corresponding callback sink program is found, the sink program is called to process the received data packet; otherwise, calling a sending data routing function, extracting an LD field in the data packet by the sending data routing function, and searching a processor bus port physical address destPD corresponding to the logic address of the information sink program from an LD and PD mapping table according to the LD; then, according to the destPD, searching a corresponding next hop processor bus port physical address nextPD and a corresponding local processor bus port physical address localPD from the physical topology information table; then according to the localPD, looking up a bus driver corresponding to the bus port of the local processor from a PD and bus driver mapping table; finally, calling the corresponding bus driver by taking the nextPD as an input parameter so as to send the data packet to the processor corresponding to the nextPD through the bus corresponding to the localPD.
The present invention is not limited to the above-described embodiments, and it will be apparent to those skilled in the art that various modifications and improvements can be made without departing from the principle of the present invention, and such modifications and improvements are also considered to be within the scope of the present invention. Those not described in detail in this specification are within the skill of the art.

Claims (7)

1. A multi-bus processor MHAL routing method comprises the three steps of establishing a routing related information table, sending a data route and receiving a data route:
in the step of establishing a routing related information table, planning a physical address PD in advance according to a bus type and a bus port on a processor by taking the bus port as a minimum unit, and planning a logical address LD according to a waveform number, a component number and a port number, and on the basis, establishing a physical topology information table, a PD and bus driver mapping table, an LD and PD mapping table and an LD and sink program mapping table according to the connection relation of each bus port physical address PD between processors, the corresponding relation of each bus port physical address PD and a bus driver on each processor, the component deployment condition and the corresponding relation of each LD and a callback function;
in the step of sending data routing, a sending data routing function completes sending data routing, and the sending data routing function searches a processor bus port physical address destPD corresponding to the logic address of an information sink program from an LD (logical address) and PD mapping table according to the logic address LD by using three tables, namely a physical topology information table, a PD and bus driver mapping table and an LD and PD mapping table in a routing related information table; according to the destPD, searching a physical address nextPD of a corresponding next hop processor bus port and a physical address localPD of a corresponding local processor bus port from a physical topology information table; according to localPD, a bus driver corresponding to a bus port of a local processor is searched from a PD and bus driver mapping table, then, with nextPD as an input parameter, the corresponding bus driver is called so as to send a data packet to a processor corresponding to nextPD through a bus corresponding to localPD; the data sending process comprises the following steps: the information source program calls a standard interface function Mhal _ Comm or pushPacket specified by MHAL specification, and the data packet is packaged and sent according to the MHAL message format; the sending data routing function extracts an LD field in the data packet, and a processor bus port physical address destPD corresponding to the logic address of the information sink program is searched from an LD and PD mapping table according to the LD; then according to the destPD, searching a corresponding next hop processor bus port physical address nextPD and a corresponding local processor bus port physical address localPD from the physical topology information table; then according to localPD, searching a bus driver corresponding to the bus port of the local processor from a PD and bus driver mapping table; finally, calling a corresponding bus driver by taking the nextPD as an input parameter so as to send the data packet to a processor corresponding to the nextPD through a bus corresponding to the localPD;
in the step of receiving data, a received data routing function completes received data routing, and the received data routing function forwards a data packet needing routing forwarding according to a sending data routing process by using an LD field in a routing related information table and an information sink program mapping table when receiving data; the receiving data route searches a corresponding callback sink program from a mapping table of LD and the sink program according to the logic address LD, if the corresponding callback sink program is found, the sink program is called to process the receiving data packet, otherwise, a sending data route function is called to forward the data packet according to a sending data route flow; the process of receiving data is as follows: after the bus port receives the data packet, the received data routing function extracts an LD field in the data packet, according to the LD, a corresponding callback sink program is searched from an LD and sink program mapping table, whether the corresponding callback sink program is searched or not is judged, and if the corresponding callback sink program is found, the sink program is called to process the received data packet; otherwise, calling a sending data routing function, extracting an LD field in the data packet by the sending data routing function, and searching a processor bus port physical address destPD corresponding to the logic address of the information sink program from an LD and PD mapping table according to the LD; then, according to the destPD, searching a corresponding nextpage processor bus port physical address nextPD and a corresponding local processor bus port physical address localPD from a physical topology information table; then according to localPD, searching a bus driver corresponding to the bus port of the local processor from a PD and bus driver mapping table; finally, calling the corresponding bus driver by taking the nextPD as an input parameter so as to send the data packet to the processor corresponding to the nextPD through the bus corresponding to the localPD.
2. A multi-bus processor MHAL routing method according to claim 1, characterized by: the physical address PD is planned by taking the bus port as a minimum unit according to the bus type and the bus port on the processor, and each port is ensured to have an independent PD.
3. A multi-bus processor MHAL routing method according to claim 1, characterized by: and the logic address LD is planned according to the waveform number, the component number and the port number, so that the logic address LD in the radio station system is unique.
4. A multi-bus processor MHAL routing method according to claim 1, characterized by: and the physical topology information table is established according to the connection relation of each bus port physical address PD among the processors and is used for searching the bus port physical address nextPD corresponding to the next hop processor and the bus port physical address localPD corresponding to the local processor according to the bus port physical address destPD corresponding to the processor operated by the information sink program when the data routing is sent.
5. A multi-bus processor MHAL routing method according to claim 1, characterized by: the mapping table of the PD and the bus driver is established according to the corresponding relation between the physical address PD of the bus port on each processor and the bus driver, and is used for searching the bus driver corresponding to the local bus port according to the local bus port physical address localPD when sending the data route.
6. A multi-bus processor MHAL routing method according to claim 1, characterized by: and the LD and PD mapping table is established according to the deployment condition of the components and is used for searching the bus port physical address destPD corresponding to the processor operated by the sink program corresponding to the logic address of the sink program according to the LD when the data route is sent.
7. A multi-bus processor MHAL routing method according to claim 1, characterized by: the LD and sink program mapping table is established according to the corresponding relation between each LD and the callback function, and is used for searching the corresponding callback sink program according to the LD when receiving the data route.
CN201811270922.9A 2019-01-10 2019-01-10 Multi-bus processor MHAL routing method Active CN109558367B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811270922.9A CN109558367B (en) 2019-01-10 2019-01-10 Multi-bus processor MHAL routing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811270922.9A CN109558367B (en) 2019-01-10 2019-01-10 Multi-bus processor MHAL routing method

Publications (2)

Publication Number Publication Date
CN109558367A CN109558367A (en) 2019-04-02
CN109558367B true CN109558367B (en) 2022-10-28

Family

ID=65865323

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811270922.9A Active CN109558367B (en) 2019-01-10 2019-01-10 Multi-bus processor MHAL routing method

Country Status (1)

Country Link
CN (1) CN109558367B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110109848B (en) * 2019-04-29 2021-10-15 湖南理工学院 DSP hardware abstraction layer and DSP processor

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6987735B2 (en) * 2001-05-24 2006-01-17 International Business Machines Corporation System and method for enhancing the availability of routing systems through equal cost multipath
CN1750482B (en) * 2005-11-07 2011-07-20 烽火通信科技股份有限公司 Managing device and its method for centrally and uniformly managing device
CN107071087B (en) * 2011-08-17 2021-01-26 Nicira股份有限公司 Logical L3 routing
CN103902481A (en) * 2012-12-27 2014-07-02 北京华清瑞达科技有限公司 AXI bus based memory control device and method
US10015087B1 (en) * 2015-12-17 2018-07-03 Rockwell Collins, Inc. Modem hardware abstraction layer (MHAL) on-chip bus packet router
CN106940642B (en) * 2017-01-13 2020-03-31 西南电子技术研究所(中国电子科技集团公司第十研究所) Bus simulator system with dynamic ICD configuration
CN107248867A (en) * 2017-05-24 2017-10-13 中国航空无线电电子研究所 MHAL implementation method on DSP based on SRIO
CN108900348B (en) * 2018-07-09 2021-02-26 中国人民解放军国防科技大学 Platform management service implementation method based on SCA

Also Published As

Publication number Publication date
CN109558367A (en) 2019-04-02

Similar Documents

Publication Publication Date Title
US9515890B2 (en) Method, system and controlling bridge for obtaining port extension topology information
US9973422B2 (en) Traffic interconnection between virtual devices
JP6339068B2 (en) Alias, multipath transparent interconnect TRILL message processing method and apparatus
US8982727B2 (en) System and apparatus of generalized network controller for a software defined network (SDN)
JP2015501109A (en) Calculation of network transfer status and use of transactions for propagation
CN101442493B (en) Method for distributing IP message, cluster system and load equalizer
CN108777633B (en) Intention pattern type industrial SDN northbound interface system supporting data scheduling and interaction method
JPH08249263A (en) Method and apparatus for constitution of fabric at inside of fiber channel system
US11050655B2 (en) Route information distribution through cloud controller
CN105391635A (en) Network virtualization method based on software defined network (SDN)
JP2002539727A (en) Switching system and message processing method thereof
CN109936641A (en) Method, virtual switch and the distributed DNS system of domain name mapping
CN110995668B (en) FC network communication device and method applied to ARINC653 operating system partition
CN109558367B (en) Multi-bus processor MHAL routing method
WO2021078058A1 (en) Resource scheduling method, apparatus and device, and computer-readable storage medium
CN111465038A (en) Method and system for realizing two-layer communication between CPE and enterprise router
US9774518B1 (en) Methods and apparatus for a distributed control plane
US9049737B2 (en) Multiplexing and demultiplexing radio channels
CN115208920A (en) Distributed Internet of things service unit
WO2018028592A1 (en) Method and device for receiving and sending messages
WO2021147357A1 (en) Method, device, and system for distributing routing information
CN114650290A (en) Network connection method, processing device, terminal and storage medium
CN111565140A (en) Distributed aeronautical communication middleware capable of simultaneously supporting CAN bus and Ethernet
WO2021164403A1 (en) Method, apparatus and system for configuring transmission pipeline
CN103532848A (en) Virtual private local area network service message processing method and system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant