CN109525525B - Signal processing method and device - Google Patents

Signal processing method and device Download PDF

Info

Publication number
CN109525525B
CN109525525B CN201810690340.XA CN201810690340A CN109525525B CN 109525525 B CN109525525 B CN 109525525B CN 201810690340 A CN201810690340 A CN 201810690340A CN 109525525 B CN109525525 B CN 109525525B
Authority
CN
China
Prior art keywords
received signal
signal
training sequence
power detection
frequency offset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810690340.XA
Other languages
Chinese (zh)
Other versions
CN109525525A (en
Inventor
李明
李超朋
刘鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Datang Linktester Technology Co ltd
Original Assignee
Datang Linktester Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Datang Linktester Technology Co ltd filed Critical Datang Linktester Technology Co ltd
Priority to CN201810690340.XA priority Critical patent/CN109525525B/en
Publication of CN109525525A publication Critical patent/CN109525525A/en
Application granted granted Critical
Publication of CN109525525B publication Critical patent/CN109525525B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/0001Systems modifying transmission characteristics according to link quality, e.g. power backoff
    • H04L1/0036Systems modifying transmission characteristics according to link quality, e.g. power backoff arrangements specific to the receiver
    • H04L1/0038Blind format detection
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2647Arrangements specific to the receiver only
    • H04L27/2655Synchronisation arrangements
    • H04L27/2657Carrier synchronisation
    • H04L27/2659Coarse or integer frequency offset determination and synchronisation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2647Arrangements specific to the receiver only
    • H04L27/2655Synchronisation arrangements
    • H04L27/2657Carrier synchronisation
    • H04L27/266Fine or fractional frequency offset determination and synchronisation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Quality & Reliability (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

The application discloses a signal processing method and a signal processing device, which are used for accurately and rapidly realizing synchronization and blind detection of signals under the condition of large frequency offset. The signal processing method provided by the embodiment of the application comprises the following steps: carrying out power detection on the received signal, and determining the received signal after power detection; carrying out frequency offset elimination on the received signal after the power detection; the synchronization and blind detection of the received signals are realized by correlating the local training sequence with the received signals after the frequency offset is eliminated.

Description

Signal processing method and device
Technical Field
The present application relates to the field of communications technologies, and in particular, to a signal processing method and apparatus.
Background
The GGE signals include Global System for Mobile Communications (GSM), General Packet Radio Service (GPRS), Enhanced Data Rate for GSM Evolution (EDGE) signals.
The existing large frequency offset estimation algorithm of GGE signals mainly adopts a searching mode under the condition of a known training sequence, and mainly comprises two schemes:
scheme 1, adding different frequency offsets to a training sequence, if [ -20kHz 20kHz ], respectively adding 9 conditions such as-20 kHz, -15kHz, -10kHz and the like to the training sequence, correlating different frequency offset training sequences with a received signal, calculating corresponding peak values of the sequences, comparing the maximum coarse frequency offset estimation result with the maximum synchronous position, and performing fine frequency offset estimation after removing the coarse frequency offset;
scheme 2, adding different frequency offsets to the received data, and then similarly processing according to scheme 1.
In the prior art, the required training sequence number is known, the number of the current GGE signal training sequences is 16, and if the GGE signal training sequences are not configured, the system cannot realize blind detection; because synchronous correlation is required to be carried out on different frequency offsets, a large amount of operation processing is required; the selection of different frequency offset intervals is related to the decoding algorithm capability, and needs to be aligned in advance. In short, the existing GGE signal cannot perform blind detection and synchronization quickly under the condition of large frequency offset.
Disclosure of Invention
The embodiment of the application provides a signal processing method and a signal processing device, which are used for accurately and quickly realizing synchronization and blind detection of a signal under the condition of large frequency offset.
The signal processing method provided by the embodiment of the application comprises the following steps:
carrying out power detection on the received signal, and determining the received signal after power detection;
carrying out frequency offset elimination on the received signal after the power detection;
the synchronization and blind detection of the received signals are realized by correlating the local training sequence with the received signals after the frequency offset is eliminated.
According to the method, power detection is carried out on the received signal, and the received signal after power detection is determined; carrying out frequency offset elimination on the received signal after the power detection; the synchronization and blind detection of the received signal are realized by correlating the local training sequence with the received signal after the frequency offset is eliminated, so that the synchronization and blind detection of the received signal (such as a GGE signal) under the condition of large frequency offset (such as the frequency offset is greater than 0.1ppm of a threshold required by a 3GPP protocol) can be accurately and rapidly realized.
Optionally, performing power detection on the received signal, and determining the received signal after power detection specifically includes:
performing power detection on a received signal r ═ [ r (1), r (2), …, r (l) ], and determining that the received signal after power detection is:
r′=[r(Istart),r(Istart+1),…,r(L)]
where L is the received signal length, IstartFor the synchronization position, r' is the received signal after power detection.
Optionally, the IstartIs determined by:
calculating the power value of the received signal sample point as PwinComprises the following steps:
Figure BDA0001712301800000021
wherein L iswinFor the length of the average power of the signal, i is taken to be in the range1~L-Lwin
Will Pwin(i+Lwin) And Pwin(i) Power ratio of (d) to a predetermined threshold PlimComparing when the ratio is larger than PlimWhen the position of the signal power detection is acquired as Istart
Optionally, the performing frequency offset cancellation on the received signal after the power detection specifically includes:
according to the signal r' and the data length l thereof, an M-bit difference method is used, and the signal after the frequency offset is eliminated is obtained by adopting the following formula
Figure BDA0001712301800000022
Figure BDA0001712301800000031
Wherein the signal
Figure BDA0001712301800000032
Has a data length of l-M.
Optionally, the synchronization and blind detection of the received signal are implemented by correlating the local training sequence with the received signal without the frequency offset, and specifically includes:
modulating the training sequence by adopting a modulation signal to obtain a local training sequence, and differentiating the local training sequence to obtain a local training sequence r after differential processingc_TSC
Calculating the received signal after eliminating frequency offset by adopting the following formula
Figure BDA0001712301800000033
And a local training sequence rc_TSCCorrelation value of (d):
Figure BDA0001712301800000034
where i is 0,1, … 20 OSR-1, OSR being the sampling rate of the modulated signal;
is calculated by the following formulaMaximum power calculated y is
Figure BDA0001712301800000035
Figure BDA0001712301800000036
Wherein i is 0,1, …,20 OSR-1
Determination of ImaxIs the optimal synchronization position of r'.
Accordingly, an embodiment of the present application provides a signal processing apparatus, including:
a memory for storing program instructions;
a processor for calling the program instructions stored in the memory and executing according to the obtained program:
carrying out power detection on the received signal, and determining the received signal after power detection;
carrying out frequency offset elimination on the received signal after the power detection;
the synchronization and blind detection of the received signals are realized by correlating the local training sequence with the received signals after the frequency offset is eliminated.
Optionally, performing power detection on the received signal, and determining the received signal after power detection specifically includes:
performing power detection on a received signal r ═ [ r (1), r (2), …, r (l) ], and determining that the received signal after power detection is:
r′=[r(Istart),r(Istart+1),…,r(L)]
where L is the received signal length, IstartFor the synchronization position, r' is the received signal after power detection.
Optionally, the IstartIs determined by:
calculating the power value of the received signal sample point as PwinComprises the following steps:
Figure BDA0001712301800000041
wherein L iswinThe length of the average power of the signal is taken as i, i ranges from 1 to L-Lwin
Will Pwin(i+Lwin) And Pwin(i) Power ratio of (d) to a predetermined threshold PlimComparing when the ratio is larger than PlimWhen the position of the signal power detection is acquired as Istart
Optionally, the performing frequency offset cancellation on the received signal after the power detection specifically includes:
according to the signal r' and the data length l thereof, an M-bit difference method is used, and the signal after the frequency offset is eliminated is obtained by adopting the following formula
Figure BDA0001712301800000042
Figure BDA0001712301800000043
Wherein the signal
Figure BDA0001712301800000044
Has a data length of l-M.
Optionally, the synchronization and blind detection of the received signal are implemented by correlating the local training sequence with the received signal without the frequency offset, and specifically includes:
modulating the training sequence by adopting a modulation signal to obtain a local training sequence, and differentiating the local training sequence to obtain a local training sequence r after differential processingc_TSC
Calculating the received signal after eliminating frequency offset by adopting the following formula
Figure BDA0001712301800000045
And a local training sequence rc_TSCCorrelation value of (d):
Figure BDA0001712301800000046
where i is 0,1, … 20 OSR-1, OSR being the sampling rate of the modulated signal;
calculating the maximum power of y as
Figure BDA0001712301800000047
Figure BDA0001712301800000048
Wherein i is 0,1, …,20 OSR-1
Determination of ImaxIs the optimal synchronization position of r'.
Another signal processing apparatus provided in an embodiment of the present application includes:
the first unit is used for carrying out power detection on the received signal and determining the received signal after the power detection;
a second unit, configured to perform frequency offset cancellation on the received signal after the power detection;
and the third unit is used for correlating the local training sequence with the received signal after the frequency offset is eliminated so as to realize the synchronization and blind detection of the received signal.
Another embodiment of the present application provides a computing device, which includes a memory and a processor, wherein the memory is used for storing program instructions, and the processor is used for calling the program instructions stored in the memory and executing any one of the above methods according to the obtained program.
Another embodiment of the present application provides a computer storage medium having stored thereon computer-executable instructions for causing a computer to perform any one of the methods described above.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic diagram illustrating a design process of a radio frequency channel compensation filter according to an embodiment of the present application;
fig. 2 is a schematic time domain diagram of a GMSK modulation type provided in an embodiment of the present application;
fig. 3 is a schematic time domain diagram of an 8psk modulation type provided in an embodiment of the present application;
fig. 4 is a schematic flowchart of a signal processing method according to an embodiment of the present application;
fig. 5 is a schematic structural diagram of a signal processing apparatus according to an embodiment of the present disclosure;
fig. 6 is a schematic structural diagram of another signal processing apparatus according to an embodiment of the present application.
Detailed Description
The embodiment of the application provides a signal processing method and a signal processing device, which are used for accurately and quickly realizing synchronization and blind detection of a signal under the condition of large frequency offset.
Under the condition of large frequency deviation, for example, the frequency deviation is greater than 0.1ppm of a threshold required by a 3GPP protocol, the traditional time domain correlation synchronization method of the GGE signals has the defect of inaccurate synchronization position, in a non-signaling test of an integrated tester, a training serial number of the synchronization signal needs blind detection, and the traditional algorithm is not compatible with the synchronization signal and the training serial number, and can support the accurate synchronization and blind detection of the GGE signals under the condition of large frequency deviation.
The basic flow of blind detection and synchronization, see for example fig. 1, includes:
step 100: according to the 3GPP protocol, the GGE is a time division multiplexing system, that is, one frame has 8 time slots, and terminal data occupies one time slot during measurement, and it can be known from the 3GPP protocol that the modulation mode for GSM and GPRS signals is GMSK (Gaussian Minimum Shift Keying), the modulation mode for EDGE signals is 8PSK (8 Phase Shift Keying), and the time domain of GMSK signals is shown in fig. 2, and it can be seen that GMSK modulated signals have a rising EDGE in the time domain (signals have a ramp process in signal power as shown in fig. 2, that is, a process from low to high), a coarse synchronization position is obtained by using a power detector algorithm, and similarly as shown in fig. 3 for 8PSK modulated signals.
Specifically, the method comprises the following steps:
for the received signal r ═ r (1), r (2), …, r (l), since the received signal is a time division system, in order to reduce the data processing amount of fine synchronization and improve the accuracy, the embodiment of the present application first obtains the coarse synchronization position of the signal through the power detection head algorithm for the received signal, and then intercepts the useful signal part:
r′=[r(Istart),r(Istart+1),…,r(L)]
where r is the received signal, L is the received signal length, IstartFor synchronization position, r' is the received signal after power detection.
The method comprises the following specific steps:
step1.1: calculating the power value of the received signal sample point as PwinThe concrete formula is as follows:
Figure BDA0001712301800000061
wherein L iswinFor finding the length of the average power of the signal, i is taken to be in the range of 1-Lwin
Step1.2: by Pwin(i+Lwin) And Pwin(i) Power ratio of (1) to a threshold PlimComparing, when the ratio is larger than the threshold PlimWhen the position of the signal power detection is acquired as IstartIf not, if not greater than the threshold PlimAnd continuing to circularly enter the next search, wherein the specific formula is as follows:
Figure BDA0001712301800000071
wherein, PlimA default threshold is set for the device.
As shown in the above formula, by step1.1, it is possible to obtain the data required by the power detection head and improve the accuracy of the power detection head, first starting from i being equal to 1, i.e. comparing Pwin(1+Lwin) And Pwin(1) Power ratio value if the threshold P is exceededlimThe signals are stated to be 1+ LwinAnd (4) detecting the head by power, jumping out of the loop, and otherwise, continuously searching for i to be 2, and so on. PlimThe threshold is related to the desired scene signal-to-noise ratio and may be set to 4 by default, for example.
Step 102: if the modulation signal type (GMSK or 8PSK) is not configured, blind detection of the signal modulation type is required to be carried out on the basis of Step101, and if the configuration can skip the Step, Step104 is carried out. As can be seen from the time domain diagrams of GMSK and 8PSK signals, the PAPR (Peak to average Power Ratio) of the two signals are different, the PAPR of the 8PSK signal is significantly higher than that of the GMSK signal, and the signal types are distinguished according to the PAPR of the useful signal.
Step 104: acquiring a signal r' according to Step1, wherein the data length is l, and acquiring data after frequency offset is eliminated by using an M bit difference method
Figure BDA0001712301800000072
Data length is l-M
Figure BDA0001712301800000073
For training sequence difference processing, for example:
according to the 3GPP protocol, the middle part of the GGE signal is a training sequence, the training sequences are 8 uncorrelated signals in total, and one of them is selected in the received signal modulation process, for example, for a GMSK modulated signal, the original bits TSC _ GMSK _ all of the 8 training sequences are as follows:
TSC_GMSK_all=[0,0,1,0,0,1,0,1,1,1,0,0,0,0,1,0,0,0,1,0,0,1,0,1,1,1;
0,0,1,0,1,1,0,1,1,1,0,1,1,1,1,0,0,0,1,0,1,1,0,1,1,1;
0,1,0,0,0,0,1,1,1,0,1,1,1,0,1,0,0,1,0,0,0,0,1,1,1,0;
0,1,0,0,0,1,1,1,1,0,1,1,0,1,0,0,0,1,0,0,0,1,1,1,1,0;
0,0,0,1,1,0,1,0,1,1,1,0,0,1,0,0,0,0,0,1,1,0,1,0,1,1;
0,1,0,0,1,1,1,0,1,0,1,1,0,0,0,0,0,1,0,0,1,1,1,0,1,0;
1,0,1,0,0,1,1,1,1,1,0,1,1,0,0,0,1,0,1,0,0,1,1,1,1,1;
1,1,1,0,1,1,1,1,0,0,0,1,0,0,1,0,1,1,1,0,1,1,1,1,0,0]
r is generated after TSC _ GMSK _ all is modulated by GMSKTSCAnd also 8 groups, differentiating the local training sequence:
rc_TSC=rTSC(1:lTSC-M)·conj(rTSC(1+M:lTSC))
wherein lTSCFor the length of the training sequence TSC,/TSCOSR, which is the sampling rate of the modulated signal.
The original bit for the 8PSK modulated training sequence is as follows:
TSC_8PSK_all=[1,1,1,1,1,1,0,0,1,1,1,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1,1,1,1,1,1,1,1,1,1,
1,1,1,0,0,1,1,1,1,1,1,1,1,1,1,0,0,1,1,1,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1;
1,1,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1,1,1,1,0,0,1,0,0,1,
0,0,1,0,0,1,1,1,1,1,1,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1;
1,1,1,0,0,1,1,1,1,1,1,1,1,1,1,1,1,1,0,0,1,0,0,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1,
1,1,1,0,0,1,1,1,1,1,1,1,0,0,1,1,1,1,1,1,1,1,1,1,1,1,1,0,0,1,0,0,1,0,0,1,1,1,1;
1,1,1,0,0,1,1,1,1,1,1,1,1,1,1,0,0,1,0,0,1,0,0,1,0,0,1,1,1,1,0,0,1,0,0,1,1,1,1,
0,0,1,1,1,1,1,1,1,1,1,1,0,0,1,1,1,1,1,1,1,1,1,1,0,0,1,0,0,1,0,0,1,0,0,1,1,1,1;
1,1,1,1,1,1,1,1,1,0,0,1,0,0,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1,1,1,1,1,1,1,
0,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0,0,1,0,0,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,1;
1,1,1,0,0,1,1,1,1,1,1,1,0,0,1,0,0,1,0,0,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,1,1,1,1,
1,1,1,1,1,1,1,1,1,1,1,1,0,0,1,1,1,1,1,1,1,0,0,1,0,0,1,0,0,1,1,1,1,0,0,1,1,1,1;
0,0,1,1,1,1,0,0,1,1,1,1,1,1,1,0,0,1,0,0,1,0,0,1,0,0,1,0,0,1,1,1,1,0,0,1,0,0,1,
1,1,1,1,1,1,1,1,1,0,0,1,1,1,1,0,0,1,1,1,1,1,1,1,0,0,1,0,0,1,0,0,1,0,0,1,0,0,1;
0,0,1,0,0,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1,0,0,1,1,1,1,1,1,1,1,1,1,0,0,1,1,1,1,
1,1,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1,1,1,1,0,0,1,0,0,1,0,0,1,0,0,1,1,1,1,1,1,1];
step 106: according to 8 groups of local training sequences r after differential processingc_TSCReceiving signal after difference, i.e. after eliminating frequency deviation
Figure BDA0001712301800000081
And respectively carrying out sliding power calculation, comparing the sliding power at different positions, and obtaining the maximum power and the position of the sliding power at different positions. And setting a maximum power threshold, and when the maximum power threshold is exceeded, indicating that the signal detects the correct TSC number and the synchronous position.
For signal synchronization, if the Training Sequence number of a signal is unknown, accurate synchronization cannot be performed, and if the Training Sequence number is not configured, TSC (Training Sequence Code) blind detection needs to be performed on a GGE signal. For GMSK modulation and 8PSK modulation, the TSC sequences in the adopted time slot structure are not identical, but there are 16 cases in total, 8 cases for GMSK TSC and 8 cases for 8PSK TSC.
Specifically, the method comprises the following steps:
step4.1: receiving signal after calculating and eliminating frequency deviation
Figure BDA0001712301800000082
And a local training sequence rc_TSCCorrelation value of (d):
Figure BDA0001712301800000091
wherein i is 0,1, … 20 OSR-1.
Step4.2: calculating the maximum power of y as
Figure BDA0001712301800000093
ImaxThe index number of y at the maximum value is the optimal synchronization position of r':
Figure BDA0001712301800000094
wherein i is 0,1, …,20 OSR-1
In summary, referring to fig. 4, a signal processing method provided in the embodiment of the present application includes:
s401, carrying out power detection on the received signal, and determining the received signal after power detection;
s402, carrying out frequency offset elimination on the received signal after the power detection;
and S403, synchronizing and blindly detecting the received signal by correlating the local training sequence with the received signal after the frequency offset is removed.
According to the method, power detection is carried out on the received signal, and the received signal after power detection is determined; carrying out frequency offset elimination on the received signal after the power detection; the synchronization and blind detection of the received signal are realized by correlating the local training sequence with the received signal after the frequency offset is eliminated, so that the synchronization and blind detection of the received signal (such as a GGE signal) under the condition of large frequency offset (such as the frequency offset is greater than 0.1ppm of a threshold required by a 3GPP protocol) can be accurately and rapidly realized.
Optionally, performing power detection on the received signal, and determining the received signal after power detection specifically includes:
performing power detection on a received signal r ═ [ r (1), r (2), …, r (l) ], and determining that the received signal after power detection is:
r′=[r(Istart),r(Istart+1),…,r(L)]
where L is the received signal length, IstartFor the synchronization position, r' is the received signal after power detection.
Optionally, the IstartIs determined by:
calculating the power value of the received signal sample point as PwinComprises the following steps:
Figure BDA0001712301800000092
wherein L iswinThe length of the average power of the signal is taken as i, i ranges from 1 to L-Lwin
Will Pwin(i+Lwin) And Pwin(i) Power ratio of (d) to a predetermined threshold PlimComparing when the ratio is larger than PlimWhen the position of the signal power detection is acquired as Istart
Optionally, the performing frequency offset cancellation on the received signal after the power detection specifically includes:
according to the signal r' and the data length l thereof, an M-bit difference method is used, and the signal after the frequency offset is eliminated is obtained by adopting the following formula
Figure BDA0001712301800000101
Figure BDA0001712301800000102
Wherein the signal
Figure BDA0001712301800000103
Has a data length of l-M.
Optionally, the synchronization and blind detection of the received signal are implemented by correlating the local training sequence with the received signal without the frequency offset, and specifically includes:
modulating the training sequence by adopting a modulation signal to obtain a local training sequence, and differentiating the local training sequence to obtain a local training sequence r after differential processingc_TSC
Calculating the received signal after eliminating frequency offset by adopting the following formula
Figure BDA0001712301800000104
And a local training sequence rc_TSCCorrelation value of (d):
Figure BDA0001712301800000105
where i is 0,1, … 20 OSR-1, OSR being the sampling rate of the modulated signal;
calculating the maximum power of y as
Figure BDA0001712301800000106
Figure BDA0001712301800000107
Wherein i is 0,1, …,20 OSR-1
Determination of ImaxIs the optimal synchronization position of r'.
Accordingly, referring to fig. 5, an embodiment of the present application provides a signal processing apparatus, including:
a memory 11 for storing program instructions;
a processor 12 for calling the program instructions stored in the memory and executing, according to the obtained program:
carrying out power detection on the received signal, and determining the received signal after power detection;
carrying out frequency offset elimination on the received signal after the power detection;
the synchronization and blind detection of the received signals are realized by correlating the local training sequence with the received signals after the frequency offset is eliminated.
Optionally, performing power detection on the received signal, and determining the received signal after power detection specifically includes:
performing power detection on a received signal r ═ [ r (1), r (2), …, r (l) ], and determining that the received signal after power detection is:
r′=[r(Istart),r(Istart+1),…,r(L)]
where L is the received signal length, IstartFor the synchronization position, r' is the received signal after power detection.
Optionally, the IstartIs determined by:
calculating the power value of the received signal sample point as PwinComprises the following steps:
Figure BDA0001712301800000111
wherein L iswinThe length of the average power of the signal is taken as i, i ranges from 1 to L-Lwin
Will Pwin(i+Lwin) And Pwin(i) Power ratio of (d) to a predetermined threshold PlimComparing when the ratio is larger than PlimWhen the position of the signal power detection is acquired as Istart
Optionally, the performing frequency offset cancellation on the received signal after the power detection specifically includes:
according to the signal r' and the data length l thereof, an M-bit difference method is used, and the signal after the frequency offset is eliminated is obtained by adopting the following formula
Figure BDA0001712301800000112
Figure BDA0001712301800000113
Wherein the signal
Figure BDA0001712301800000114
Has a data length of l-M.
Optionally, the synchronization and blind detection of the received signal are implemented by correlating the local training sequence with the received signal without the frequency offset, and specifically includes:
modulating the training sequence by adopting a modulation signal to obtain a local training sequence, and differentiating the local training sequence to obtain a local training sequence r after differential processingc_TSC
Calculating the received signal after eliminating frequency offset by adopting the following formula
Figure BDA0001712301800000115
And a local training sequence rc_TSCCorrelation value of (d):
Figure BDA0001712301800000116
where i is 0,1, … 20 OSR-1, OSR being the sampling rate of the modulated signal;
calculating the maximum power of y as
Figure BDA0001712301800000121
Figure BDA0001712301800000122
Wherein i is 0,1, …,20 OSR-1
Determination of ImaxIs the optimal synchronization position of r'.
Referring to fig. 6, another signal processing apparatus provided in an embodiment of the present application includes:
a first unit 21, configured to perform power detection on a received signal, and determine the received signal after the power detection;
a second unit 22, configured to perform frequency offset cancellation on the received signal after the power detection;
a third unit 23, configured to perform correlation on the local training sequence and the received signal after the frequency offset is removed, so as to implement synchronization and blind detection on the received signal.
The embodiment of the present application provides a computing device, which may specifically be a desktop computer, a portable computer, a smart phone, a tablet computer, a Personal Digital Assistant (PDA), and the like. The computing device may include a Central Processing Unit (CPU), memory, input/output devices, etc., the input devices may include a keyboard, mouse, touch screen, etc., and the output devices may include a Display device, such as a Liquid Crystal Display (LCD), a Cathode Ray Tube (CRT), etc.
The memory may include Read Only Memory (ROM) and Random Access Memory (RAM), and provides the processor with program instructions and data stored in the memory. In the embodiments of the present application, the memory may be used for storing a program of any one of the methods provided by the embodiments of the present application.
The processor is used for executing any one of the methods provided by the embodiment of the application according to the obtained program instructions by calling the program instructions stored in the memory.
Embodiments of the present application provide a computer storage medium for storing computer program instructions for an apparatus provided in the embodiments of the present application, which includes a program for executing any one of the methods provided in the embodiments of the present application.
The computer storage media may be any available media or data storage device that can be accessed by a computer, including, but not limited to, magnetic memory (e.g., floppy disks, hard disks, magnetic tape, magneto-optical disks (MOs), etc.), optical memory (e.g., CDs, DVDs, BDs, HVDs, etc.), and semiconductor memory (e.g., ROMs, EPROMs, EEPROMs, non-volatile memory (NAND FLASH), Solid State Disks (SSDs)), etc.
The method provided by the embodiment of the application can be applied to terminal equipment and also can be applied to network equipment.
The Terminal device may also be referred to as a User Equipment (User Equipment, abbreviated as "UE"), a Mobile Station (Mobile Station, abbreviated as "MS"), a Mobile Terminal (Mobile Terminal), or the like, and optionally, the Terminal may have a capability of communicating with one or more core networks through a Radio Access Network (RAN), for example, the Terminal may be a Mobile phone (or referred to as a "cellular" phone), a computer with Mobile property, or the like, and for example, the Terminal may also be a portable, pocket, hand-held, computer-built-in, or vehicle-mounted Mobile device.
A network device may be a base station (e.g., access point) that refers to a device in an access network that communicates over the air-interface, through one or more sectors, with wireless terminals. The base station may be configured to interconvert received air frames and IP packets as a router between the wireless terminal and the rest of the access network, which may include an Internet Protocol (IP) network. The base station may also coordinate management of attributes for the air interface. For example, the base Station may be a Base Transceiver Station (BTS) in GSM or CDMA, a base Station (NodeB) in WCDMA, an evolved Node B (NodeB or eNB or e-NodeB) in LTE, or a gNB in 5G system. The embodiments of the present application are not limited.
The above method process flow may be implemented by a software program, which may be stored in a storage medium, and when the stored software program is called, the above method steps are performed.
In summary, the technical scheme provided by the embodiment of the present application is used for a large frequency offset estimation and blind detection synchronization system of a GGE system; eliminating frequency deviation influence by adopting a difference method, and using the difference method for data synchronization under large frequency deviation; and carrying out correlation synchronization by adopting the differential training sequence for TSC blind detection. The embodiment of the application can quickly realize the synchronous and blind detection of the GGE signal under the condition of large frequency deviation, cannot cause slow data processing time along with the increase of the frequency deviation needing to be supported, can quickly eliminate the large frequency deviation (more than 0.1ppm of the threshold required by a 3GPP protocol) and the small frequency deviation, and can realize accurate synchronous and blind detection of the training sequence.
As will be appreciated by one skilled in the art, embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, optical storage, and the like) having computer-usable program code embodied therein.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flow diagrams and/or block diagrams, and combinations of flows and/or blocks in the flow diagrams and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present application without departing from the spirit and scope of the application. Thus, if such modifications and variations of the present application fall within the scope of the claims of the present application and their equivalents, the present application is intended to include such modifications and variations as well.

Claims (12)

1. A method of signal processing, the method comprising:
carrying out power detection on the received signal, and determining the received signal after power detection;
performing frequency offset elimination on the received signal after the power detection by using an M-bit differential method;
the method comprises the steps of modulating a training sequence by adopting a modulation signal to obtain a local training sequence, differentiating the local training sequence to obtain a local training sequence after differential processing, correlating the local training sequence after differential processing with a received signal after frequency offset elimination to realize synchronization and blind detection of the received signal, wherein the blind detection is to distinguish signal types according to different signal Peak Average Power Ratios (PAPRs) of signals which are not configured with modulation signal types.
2. The method of claim 1, wherein performing power detection on the received signal and determining the received signal after power detection comprises:
performing power detection on a received signal r ═ [ r (1), r (2), …, r (l) ], and determining that the received signal after power detection is:
r′=[r(Istart),r(Istart+1),…,r(L)]
where L is the received signal length, IstartFor the synchronization position, r' is the received signal after power detection.
3. The method of claim 2, wherein I isstartIs determined by:
calculating power value P of received signal sample pointwin
Figure FDA0002498218450000011
Wherein L iswinThe length of the average power of the signal is taken as i, i ranges from 1 to L-Lwin
Will Pwin(i+Lwin) And Pwin(i) Power ratio of (d) to a predetermined threshold PlimComparing when the ratio is larger than PlimWhen the position of the signal power detection is acquired as Istart
4. The method of claim 3, wherein performing frequency offset cancellation on the received signal after power detection by using an M-bit differential method specifically comprises:
according to the signal r' and the data length l thereof, the signal after the frequency offset is eliminated is obtained by adopting the following formula
Figure FDA0002498218450000012
Figure FDA0002498218450000021
Wherein the signal
Figure FDA0002498218450000022
Has a data length of l-M.
5. The method according to claim 4, wherein the training sequence is modulated by a modulation signal to obtain a local training sequence, the local training sequence is differentiated to obtain a differentiated local training sequence, and the received signal is synchronized and blindly detected by correlating the local training sequence with the received signal without the frequency offset, specifically comprising:
modulating the training sequence by adopting a modulation signal to obtain a local training sequence, and differentiating the local training sequence to obtain a local training sequence r after differential processingc_TSC
Calculating the received signal after eliminating frequency offset by adopting the following formula
Figure FDA0002498218450000023
And a local training sequence rc_TSCCorrelation value of (d):
Figure FDA0002498218450000024
where i is 0,1, … 20 OSR-1, OSR being the sampling rate of the modulated signal;
calculating the maximum power of y as y by adopting the following formulaImax
Figure FDA0002498218450000025
Wherein i is 0,1, …,20 OSR-1
Determination of ImaxIs the optimal synchronization position of r'.
6. A signal processing apparatus, characterized by comprising:
a memory for storing program instructions;
a processor for calling the program instructions stored in the memory and executing according to the obtained program:
carrying out power detection on the received signal, and determining the received signal after power detection;
performing frequency offset elimination on the received signal after the power detection by using an M-bit differential method;
the method comprises the steps of modulating a training sequence by adopting a modulation signal to obtain a local training sequence, differentiating the local training sequence to obtain a local training sequence after differential processing, correlating the local training sequence after differential processing with a received signal after frequency offset elimination to realize synchronization and blind detection of the received signal, wherein the blind detection is to distinguish signal types according to different signal Peak Average Power Ratios (PAPRs) of signals which are not configured with modulation signal types.
7. The apparatus of claim 6, wherein performing power detection on the received signal and determining the received signal after power detection comprises:
performing power detection on a received signal r ═ [ r (1), r (2), …, r (l) ], and determining that the received signal after power detection is:
r′=[r(Istart),r(Istart+1),…,r(L)]
where L is the received signal length, IstartFor the synchronization position, r' is the received signal after power detection.
8. The apparatus of claim 7, wherein I isstartIs determined by:
calculating power value P of received signal sample pointwin
Figure FDA0002498218450000031
Wherein L iswinThe length of the average power of the signal is taken as i, i ranges from 1 to L-Lwin
Will Pwin(i+Lwin) And Pwin(i) Power ratio of (d) to a predetermined threshold PlimComparing when the ratio is larger than PlimWhen the position of the signal power detection is acquired as Istart
9. The apparatus of claim 8, wherein performing frequency offset cancellation on the received signal after power detection specifically comprises:
according to the signal r' and the data length l thereof, the signal after the frequency offset is eliminated is obtained by adopting the following formula
Figure FDA0002498218450000032
Figure FDA0002498218450000033
Wherein the signal
Figure FDA0002498218450000034
Has a data length of l-M.
10. The apparatus of claim 9, wherein the synchronization and blind detection of the received signal is achieved by correlating the local training sequence with the received signal after the frequency offset is removed, and specifically comprises:
modulating the training sequence by adopting a modulation signal to obtain a local training sequence, and differentiating the local training sequence to obtain a local training sequence r after differential processingc_TSC
Calculating the received signal after eliminating frequency offset by adopting the following formula
Figure FDA0002498218450000035
And a local training sequence rc_TSCCorrelation value of (d):
Figure FDA0002498218450000036
where i is 0,1, … 20 OSR-1, OSR being the sampling rate of the modulated signal;
calculating the maximum power of y as
Figure FDA0002498218450000037
Figure FDA0002498218450000041
Wherein i is 0,1, …,20 OSR-1
Determination of ImaxIs the optimal synchronization position of r'.
11. A signal processing apparatus, characterized by comprising:
the first unit is used for carrying out power detection on the received signal and determining the received signal after the power detection;
a second unit, configured to perform frequency offset cancellation on the received signal after power detection, and perform frequency offset cancellation by using an M-bit differential method;
and the third unit is used for modulating the training sequence by adopting the modulation signal to obtain a local training sequence, differentiating the local training sequence to obtain a local training sequence after differential processing, and correlating the local training sequence after differential processing with the received signal after frequency offset elimination to realize synchronization and blind detection of the received signal, wherein the blind detection is to distinguish signal types according to different signal Peak Average Power Ratios (PAPRs) of the signals without the modulation signal types.
12. A computer-readable storage medium having stored thereon computer-executable instructions for causing a computer to perform the method of any one of claims 1 to 5.
CN201810690340.XA 2018-06-28 2018-06-28 Signal processing method and device Active CN109525525B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810690340.XA CN109525525B (en) 2018-06-28 2018-06-28 Signal processing method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810690340.XA CN109525525B (en) 2018-06-28 2018-06-28 Signal processing method and device

Publications (2)

Publication Number Publication Date
CN109525525A CN109525525A (en) 2019-03-26
CN109525525B true CN109525525B (en) 2020-09-22

Family

ID=65769824

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810690340.XA Active CN109525525B (en) 2018-06-28 2018-06-28 Signal processing method and device

Country Status (1)

Country Link
CN (1) CN109525525B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103166894A (en) * 2011-12-19 2013-06-19 中兴通讯股份有限公司 Frequency offset processing method and device
CN104022993A (en) * 2014-06-16 2014-09-03 电子科技大学 SLM method for lowering peak-to-average power ratio of SFBC MIMO-OFDM system
CN105814831A (en) * 2016-03-07 2016-07-27 香港应用科技研究院有限公司 System and method for time synchronization between transmitter and receiver in communication system
CN106063213A (en) * 2014-10-22 2016-10-26 华为技术有限公司 System and method for low peak to average power ratio multiple access communications

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1780276B (en) * 2004-11-25 2012-01-04 都科摩(北京)通信技术研究中心有限公司 Combined time synchronizing and frequency bias evaluation and evaluating device for orthogonal frequency division duplex system
CN101674588B (en) * 2009-10-20 2012-06-20 华为终端有限公司 Dummy burst detection method and device
CN103929391B (en) * 2013-01-15 2017-10-20 电信科学技术研究院 A kind of transmitting frequency calibration method and device
CN104135326B (en) * 2014-07-07 2016-08-24 中国电子科技集团公司第四十一研究所 It is applicable to radio frequency testing device and the method for EDGE system 8PSK signal

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103166894A (en) * 2011-12-19 2013-06-19 中兴通讯股份有限公司 Frequency offset processing method and device
CN104022993A (en) * 2014-06-16 2014-09-03 电子科技大学 SLM method for lowering peak-to-average power ratio of SFBC MIMO-OFDM system
CN106063213A (en) * 2014-10-22 2016-10-26 华为技术有限公司 System and method for low peak to average power ratio multiple access communications
CN105814831A (en) * 2016-03-07 2016-07-27 香港应用科技研究院有限公司 System and method for time synchronization between transmitter and receiver in communication system

Also Published As

Publication number Publication date
CN109525525A (en) 2019-03-26

Similar Documents

Publication Publication Date Title
US7616679B2 (en) Method and apparatus for searching cells utilizing down link preamble signal
TWI449353B (en) Methods and apparatus for synchronization and detection in wireless communication systems
US9526050B2 (en) Method and apparatus for neighbor cell tracking
US20130142057A1 (en) Control Channel Acquisition
WO2017070944A1 (en) Signal sending device and receiving device, and method and system for symbol timing synchronization
US8467787B2 (en) Method and apparatus for searching for modes and frequencies
RU2433553C2 (en) Method and apparatus for signal detection and synchronisation in wireless communication system
JP6507020B2 (en) Cell search method and user apparatus
WO2017036325A1 (en) Signal synchronization method and device
CN104427545B (en) A kind of method and apparatus for determining frequency deviation, initial phase and error vector magnitude
WO2015116595A1 (en) Initial synchronization based on autocorrelation and depending on a predicted snr
EP3338420A1 (en) Mobile terminal devices and methods of detecting reference signals
CN109525525B (en) Signal processing method and device
CN106231561B (en) Positioning method and device
CN109525524B (en) Signal synchronization method and device
CN108738124B (en) Timing synchronization method and device
CN103152071B (en) Method and equipment for searching synchronization sequence
US9787508B2 (en) Computing system with communication link mechanism and method of operation thereof
CN114257481B (en) Time slot synchronization detection method, device, apparatus and storage medium
CN112205059A (en) Method, apparatus and computer readable medium for signal detection
WO2020164324A1 (en) Method for generating prs sequence, terminal device, and positioning device
US20150237478A1 (en) Determining a location of a wireless endpoint device in a wireless network
CN107333283B (en) Random access detection method and device
JP2008245253A (en) Iterative pilot aided frequency offset estimation and c/i measurement for tdma signal with offset larger than nyquist frequency of the reference symbol rate
US10122564B2 (en) Wireless communication device and method therein for time synchronization in a wireless communication network

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant