CN109523028B - Method for realizing configurable AD (analog-to-digital) and DA (digital-to-analog) channels of quantum computing measurement and control card - Google Patents
Method for realizing configurable AD (analog-to-digital) and DA (digital-to-analog) channels of quantum computing measurement and control card Download PDFInfo
- Publication number
- CN109523028B CN109523028B CN201811432576.XA CN201811432576A CN109523028B CN 109523028 B CN109523028 B CN 109523028B CN 201811432576 A CN201811432576 A CN 201811432576A CN 109523028 B CN109523028 B CN 109523028B
- Authority
- CN
- China
- Prior art keywords
- chip
- fpga
- channels
- signal
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention discloses a method for realizing the configuration of AD and DA channels of a quantum computing measurement and control card, which relates to the technical field of data path configuration; divide into two way intercommunication signals with FPGA's the signal end of issuing through the signal conversion chip, intercommunication signal connection to AD chip of the same kind, intercommunication signal connection to DA chip of the other kind, connect two way control signal through signal conversion chip FPGA's receipt control end, the route that FPGA and AD chip and DA chip are connected is controlled respectively, according to the demand of AD chip and DA chip, select FPGA's control signal, the route that FPGA and AD chip and DA chip are connected is controlled, and then configuration AD and DA's passageway.
Description
Technical Field
The invention discloses a method for realizing channel configuration, relates to the technical field of data path configuration, and particularly relates to a method for realizing the channel configuration of an AD (analog-to-digital) and DA (digital-to-analog) channel of a quantum computing measurement and control card.
Background
A quantum computer (quantum computer), which is a brand-new computer based on quantum theory, and is a physical device for performing high-speed mathematical and logical operations, storing and processing quantum information according to the law of quantum mechanics. The concept of quantum computers stems from the study of reversible computers. Quantum computers use qubits that can be in multiple states simultaneously, unlike traditional computers which can only be in binary states of 0 or 1.
The structure of a quantum computer needs a plurality of systems such as a quantum processor, a refrigeration system, a measurement and control system and the like, wherein the measurement and control system is responsible for controlling and measuring the quantum processor, each quantum bit operation needs at least one path of DA, so that the quantum computer has more requirements on the number of DA channels, and reading is carried out through AD when a measurement result is read, but one path of AD channel can be shared by a plurality of quantum bits, so that the number of AD channels is not more, currently, measurement and control equipment adopted by most research and development institutions is DA and AD separated equipment, the equipment is large in size and expensive, the method based on the FPGA and comprising the AD and the DA and capable of configuring the channels is provided, the requirements of the AD and the DA channels are met to the maximum extent, various customer requirements can be met flexibly, the number of the AD channels and the DA channels of the measurement and control card can be flexibly selected by designing a toggle switch and a hardware circuit, and the maximum number of the DA channels or the AD channels can be flexibly output by a single card under the condition that the FPGA resource is limited.
An FPGA (Field-Programmable Gate Array), which is a product of further development based on Programmable devices such as PAL, GAL, CPLD, etc. The circuit is a semi-custom circuit in the field of Application Specific Integrated Circuits (ASIC), not only overcomes the defects of the custom circuit, but also overcomes the defect that the number of gate circuits of the original programmable device is limited.
Disclosure of Invention
Aiming at the problems in the prior art, the invention provides a method for realizing the configurable AD and DA channels of a quantum computing measurement and control card, which can meet the requirements of the AD and DA channels to the maximum extent, can flexibly meet various customer requirements, and can flexibly select the number of the AD channels and the DA channels of the measurement and control card by designing a toggle switch and a hardware circuit, thereby realizing that the maximum number of DA channels or AD channels can be flexibly output by a single card under the condition of limited FPGA resources.
The specific scheme provided by the invention is as follows:
a method for realizing the configurable AD and DA channels of a quantum computing measurement and control card,
the signal conversion chip divides the signal sending end of the FPGA into two paths of communicating signals, one path of communicating signal is connected to the AD chip, the other path of communicating signal is connected to the DA chip,
the receiving control end of the signal conversion chip FPGA is connected with two paths of control signals, the paths of the FPGA, the AD chip and the DA chip which are connected are respectively controlled, the control signals of the FPGA are selected according to the requirements of the AD chip and the DA chip, the paths of the FPGA, the AD chip and the DA chip which are connected are controlled, and then the AD and DA channels are configured.
In the method, a switch is used for controlling a control signal connected with the FPGA, and meanwhile, a switch is used for controlling a channel connected with the AD chip and the DA chip by the FPGA.
In the method, a program for loading the AD chip and a program for loading the DA chip are stored by firmware respectively, a receiving control end of the FPGA is connected with a required control signal through a switch control signal conversion chip, and the programs for loading the AD chip and/or the programs for loading the DA chip are correspondingly connected.
In the method, the firmware is FLASH chip firmware and is connected with the signal conversion chip through an SPI bus.
A system device for realizing the configuration of AD and DA channels of a quantum computing measurement and control card comprises an FPGA unit, wherein the FPGA unit divides a down-sending signal end into two paths of communicating signals through a signal conversion chip, one path of communicating signal is connected to an AD chip, the other path of communicating signal is connected to a DA chip,
meanwhile, the FPGA unit connects the receiving control end with two paths of control signals through the signal conversion chip, respectively controls the access of the FPGA to the AD chip and the DA chip, selects the control signal of the FPGA according to the requirements of the AD chip and the DA chip, controls the access of the FPGA to the AD chip and the DA chip, and configures the channels of the AD and the DA.
The device utilizes the switch to control the control signal connected with the FPGA unit, and simultaneously utilizes the switch to control the access of the FPGA, the AD chip and the DA chip.
The device stores programs for loading the AD chip and programs for loading the DA chip by using firmware respectively, and controls the signal conversion chip through a switch so that a receiving control end of the FPGA is connected with a required control signal, and the programs for loading the AD chip and/or the programs for loading the DA chip correspondingly.
The firmware in the device is FLASH chip firmware and is connected with the signal conversion chip through an SPI bus.
The invention has the advantages that:
the invention provides a method for realizing the configuration of AD (analog-digital) and DA (digital-analog) channels of a quantum computing measurement and control card, which is characterized in that a signal transmitting end of an FPGA (field programmable gate array) is divided into two paths of communicating signals through a signal converting chip, one path of communicating signals is connected to an AD chip, the other path of communicating signals is connected to a DA chip, two paths of control signals are connected through a receiving control end of the FPGA of the signal converting chip, the paths of the FPGA, the AD chip and the DA chip are respectively controlled, the control signals of the FPGA are selected according to the requirements of the AD chip and the DA chip, the paths of the FPGA, the AD chip and the DA chip are controlled, and the AD and DA channels are further configured.
Drawings
FIG. 1 is a schematic diagram of the FPGA unit of the apparatus of the present invention;
FIG. 2 is a schematic diagram of the connection of FPGA units in an embodiment of the apparatus of the present invention;
FIG. 3 is a schematic flow diagram of the process of the present invention.
Detailed Description
The invention provides a method for realizing the configurable AD and DA channels of a quantum computing measurement and control card,
the signal conversion chip divides the signal sending end of the FPGA into two paths of communicating signals, one path of communicating signal is connected to the AD chip, the other path of communicating signal is connected to the DA chip,
the receiving control end of the signal conversion chip FPGA is connected with two paths of control signals, the paths of the FPGA, the AD chip and the DA chip which are connected are respectively controlled, the control signals of the FPGA are selected according to the requirements of the AD chip and the DA chip, the paths of the FPGA, the AD chip and the DA chip which are connected are controlled, and then the AD and DA channels are configured.
Meanwhile, a system device for realizing the configurable AD and DA channels of the quantum computation measurement and control card corresponding to the method is provided, which comprises an FPGA unit, wherein the FPGA unit divides a down-sending signal end into two paths of communicating signals through a signal conversion chip, one path of communicating signal is connected to an AD chip, the other path of communicating signal is connected to a DA chip,
meanwhile, the FPGA unit connects the receiving control end with two paths of control signals through the signal conversion chip, respectively controls the connection paths of the FPGA, the AD chip and the DA chip, selects the control signals of the FPGA according to the requirements of the AD chip and the DA chip, controls the connection paths of the FPGA, the AD chip and the DA chip, and further configures channels of the AD and the DA.
The present invention is further described below in conjunction with the following figures and specific examples so that those skilled in the art may better understand the present invention and practice it, but the examples are not intended to limit the present invention.
The method and the device of the invention are utilized to configure the channels AD and DA of the quantum computing measurement and control card,
wherein, the signal transmitting end of the FPGA is connected with a signal conversion chip through an IO port, the signal conversion chip divides the signal into two paths of communicating signals, one path of communicating signal is connected with an AD chip, the other path of communicating signal is connected with a DA chip, the AD chip and the DA chip are respectively connected with an AD interface and a DA interface through respective drive,
the receiving control end of the FPGA is connected with two FLASH chip firmware through a signal conversion chip, the two FLASH chip firmware respectively stores programs for loading an AD chip and programs for loading a DA chip, the signal conversion chip is controlled through a switch according to the requirements of the AD chip and the DA chip, the signal conversion chip switches the loading programs in the corresponding FLASH chip firmware, the corresponding control signals obtained by the FPGA open the corresponding access for connecting the AD chip and the DA chip, and then channels of the AD and the DA are configured.
In the embodiment, the user can set the position of the up-down toggle switch according to the requirements of the AD and DA channels, and then the power is on for use, so that the requirements of the AD and DA channels can be met to the greatest extent, and the aim of flexibly meeting various customer requirements is fulfilled.
In the above embodiment, the FLASH chip may adopt 28F512M29EWHD, and the SPI bus is connected to the FPGA through the switch chip, so that the FPGA can be powered on to select which FLASH chip firmware is loaded. The FPGA can select KU115FPGA, the AD chip can select ADS5400, and the DA chip can adopt DAC56827Z.
In the above-described embodiment of the present invention,
the above-mentioned embodiments are merely preferred embodiments for fully illustrating the present invention, and the scope of the present invention is not limited thereto. The equivalent substitutions or changes made by the person skilled in the art on the basis of the present invention are all within the protection scope of the present invention. The protection scope of the invention is subject to the claims.
Claims (2)
1. A method for realizing the configuration of AD and DA channels of a quantum computation measurement and control card is characterized in that a signal conversion chip divides a signal sending end of an FPGA into two channels of communicating signals, one channel of communicating signals is connected to an AD chip, the other channel of communicating signals is connected to a DA chip, a switch is used for controlling control signals connected with the FPGA, and meanwhile, the switch is used for controlling a channel connected with the AD chip and the DA chip,
two paths of control signals are connected through a receiving control end of a signal conversion chip FPGA, the paths of the FPGA connected with an AD chip and a DA chip are respectively controlled, the control signals of the FPGA are selected according to the requirements of the AD chip and the DA chip, the paths of the FPGA connected with the AD chip and the DA chip are controlled, and then channels of the AD and the DA are configured,
the method comprises the steps of storing a program for loading an AD chip and a program for loading a DA chip by using firmware, enabling a receiving control end of an FPGA to be connected with a required control signal, and correspondingly loading the program of the AD chip and/or the program of the DA chip by using a switch control signal conversion chip, wherein the firmware is FLASH chip firmware and is connected with the signal conversion chip through an SPI bus.
2. A system device for realizing the configuration of AD and DA channels of a quantum computing measurement and control card is characterized by comprising an FPGA unit, wherein the FPGA unit divides a down-sending signal end into two paths of communicating signals through a signal conversion chip, one path of communicating signals is connected to an AD chip, the other path of communicating signals is connected to a DA chip, a control signal connected with the FPGA is controlled by a switch, a channel connected with the AD chip and the DA chip is controlled by the FPGA,
meanwhile, the FPGA unit connects the receiving control end with two paths of control signals through a signal conversion chip, respectively controls the connection passages of the FPGA with the AD chip and the DA chip, selects the control signal of the FPGA according to the requirements of the AD chip and the DA chip, controls the connection passages of the FPGA with the AD chip and the DA chip, and further configures the channels of the AD and the DA,
the method comprises the steps of storing a program for loading an AD chip and a program for loading a DA chip by using firmware, enabling a receiving control end of an FPGA to be connected with a required control signal, and correspondingly loading the program of the AD chip and/or the program of the DA chip by using a switch control signal conversion chip, wherein the firmware is FLASH chip firmware and is connected with the signal conversion chip through an SPI bus.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811432576.XA CN109523028B (en) | 2018-11-28 | 2018-11-28 | Method for realizing configurable AD (analog-to-digital) and DA (digital-to-analog) channels of quantum computing measurement and control card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811432576.XA CN109523028B (en) | 2018-11-28 | 2018-11-28 | Method for realizing configurable AD (analog-to-digital) and DA (digital-to-analog) channels of quantum computing measurement and control card |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109523028A CN109523028A (en) | 2019-03-26 |
| CN109523028B true CN109523028B (en) | 2023-04-18 |
Family
ID=65793492
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811432576.XA Active CN109523028B (en) | 2018-11-28 | 2018-11-28 | Method for realizing configurable AD (analog-to-digital) and DA (digital-to-analog) channels of quantum computing measurement and control card |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109523028B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116540615B (en) * | 2023-07-04 | 2023-09-26 | 苏州浪潮智能科技有限公司 | Measurement and control system management method, device, computer equipment and storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103986680A (en) * | 2014-05-14 | 2014-08-13 | 北京航空航天大学 | Miniaturization dual-channel OFDM communication system and achieving method of miniaturization dual-channel OFDM communication system |
| CN104950770A (en) * | 2015-06-24 | 2015-09-30 | 中国船舶重工集团公司第七二六研究所 | Controllable high-speed multi-channel signal acquisition control circuit system and control method thereof |
| CN107453820A (en) * | 2017-09-12 | 2017-12-08 | 中南大学 | Continuous variable quantum key distribution system and implementation method based on independent clock source |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202661817U (en) * | 2012-05-22 | 2013-01-09 | 杭州海康威视数字技术股份有限公司 | Field programmable gate array (FPGA)-based multi-path analogue switching device |
| CN104697593B (en) * | 2015-03-24 | 2017-12-08 | 合肥工业大学 | A kind of gas ultrasonic flowmeter based on FPGA and DSP |
| CN107203234A (en) * | 2017-06-15 | 2017-09-26 | 北京航空航天大学 | A kind of integrated magnetic resonance gyroscope temperature closed loop numerical control system |
-
2018
- 2018-11-28 CN CN201811432576.XA patent/CN109523028B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103986680A (en) * | 2014-05-14 | 2014-08-13 | 北京航空航天大学 | Miniaturization dual-channel OFDM communication system and achieving method of miniaturization dual-channel OFDM communication system |
| CN104950770A (en) * | 2015-06-24 | 2015-09-30 | 中国船舶重工集团公司第七二六研究所 | Controllable high-speed multi-channel signal acquisition control circuit system and control method thereof |
| CN107453820A (en) * | 2017-09-12 | 2017-12-08 | 中南大学 | Continuous variable quantum key distribution system and implementation method based on independent clock source |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109523028A (en) | 2019-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107015928B (en) | system and method for switching multiple interfaces and system for switching buses | |
| KR102457658B1 (en) | Adaptive interface storage device | |
| US3984819A (en) | Data processing interconnection techniques | |
| US8661178B2 (en) | PCI-E system having reconfigurable link architecture | |
| US10528509B2 (en) | Expansion bus devices comprising retimer switches | |
| US11923992B2 (en) | Modular system (switch boards and mid-plane) for supporting 50G or 100G Ethernet speeds of FPGA+SSD | |
| US10762032B2 (en) | Adaptive interface high availability storage device | |
| CN107092577B (en) | Integrated circuit device with programmable block and analog circuit control | |
| CN110998551B (en) | Apparatus and mechanisms for bypassing PCIE address translation | |
| CN107656886B (en) | Cross-clock-domain signal processing circuit and processing method thereof | |
| CN109523028B (en) | Method for realizing configurable AD (analog-to-digital) and DA (digital-to-analog) channels of quantum computing measurement and control card | |
| CN111581152A (en) | Reconfigurable hardware acceleration SOC chip system | |
| US20200401553A1 (en) | Devices for time division multiplexing of state machine engine signals | |
| CN110221993B (en) | Modular system for supporting 50G or 100G ethernet speed | |
| US20210119615A1 (en) | Many-bit, groupable, reconfigurable, multi-valued, electronic operator and its construction method | |
| KR102217002B1 (en) | Control system for hil test and method therof | |
| CN203858630U (en) | Pcie interface switching device | |
| CN108121224A (en) | For the device and method of the voltage adjusting control of integrated circuit | |
| CN103116554A (en) | Signal sampling caching device used for field programmable gata array (FPGA) chip debugging | |
| CN110287141A (en) | A kind of FPGA reconstructing method and system based on multiple interfaces | |
| CN106855846A (en) | A kind of PCIE signal extension system and method based on PCIE Switch | |
| CN112835515B (en) | Method for expanding number of flash memory particles mounted on storage device and storage device | |
| CN102361450B (en) | Programmable logic device | |
| CN101639692B (en) | Method, equipment and system for controlling a plurality of programmable logical components | |
| KR102262807B1 (en) | Non-volatile memory module array system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20230310 Address after: 250000 building S02, No. 1036, Langchao Road, high tech Zone, Jinan City, Shandong Province Applicant after: Shandong Inspur Scientific Research Institute Co.,Ltd. Address before: 250100 First Floor of R&D Building 2877 Kehang Road, Sun Village Town, Jinan High-tech Zone, Shandong Province Applicant before: JINAN INSPUR HIGH-TECH TECHNOLOGY DEVELOPMENT Co.,Ltd. |
|
| TA01 | Transfer of patent application right | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |