CN109493818A - The driving circuit and device of display device, display panel - Google Patents

The driving circuit and device of display device, display panel Download PDF

Info

Publication number
CN109493818A
CN109493818A CN201811516480.1A CN201811516480A CN109493818A CN 109493818 A CN109493818 A CN 109493818A CN 201811516480 A CN201811516480 A CN 201811516480A CN 109493818 A CN109493818 A CN 109493818A
Authority
CN
China
Prior art keywords
top rake
oxide
metal
semiconductor
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201811516480.1A
Other languages
Chinese (zh)
Inventor
单剑锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to CN201811516480.1A priority Critical patent/CN109493818A/en
Publication of CN109493818A publication Critical patent/CN109493818A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3696Generation of voltages supplied to electrode drivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The application is suitable for field of display technology, provide the driving circuit and device of a kind of display device, display panel, wherein, the driving circuit of display panel includes: liquid crystal display, driving unit and two top rake units, wherein, top rake duration of the top rake duration of first scanning voltage less than the second scanning, by adjusting the top rake voltage of the first scanning voltage and the top rake duration of the second scanning voltage, to compensate the charging effect difference between the first pixel unit and the second pixel unit, the problem of so as to improve bright concealed wire, promotes picture quality.

Description

The driving circuit and device of display device, display panel
Technical field
The application belongs to the driving circuit and device of field of display technology more particularly to a kind of display device, display panel.
Background technique
With the continuous development of science and technology, various display devices emerge one after another, and bring for people's production and life life Great convenience.For example, TFT-LCD (Thin Film Transistor-LCD, thin film transistor-liquid crystal display)。
For liquid crystal display for save the cost, many panel factories can all use bigrid (dual Gate) framework, logical at present It crosses the adjacent pixel unit in left and right and shares a data line, so that the number of data line drives pixel array relative to traditional liquid crystal Data line number halve.Adjacent pixel unit with a line connects different scan lines, neighbouring pixel unit connection Different scan lines, this number for allowing for scan line are doubled relative to the number of scanning lines of conventional ADS driving pixel array.One The number of pixel cells connected in scan line is reduced, and the scanning pulse time being assigned in scan line is reduced, so that pixel unit Charging time is reduced, and the pixel unit charge differential as caused by signal delay effect will be obvious.With full HD (Full High Definition, FHD) for display, for image quality demand, double gate structures would generally arrange in pairs or groups 1+2line or 2line reversion Mode drives, and since the pixel unit driving sequence of data line two sides is different, data wire delay will cause same data line line The charge differential of the pixel unit of two sides, to generate the display defect of vertical bright concealed wire.
Summary of the invention
In view of this, the embodiment of the present application provides the driving method and system of a kind of display device, to solve in double grid Pole framework would generally arrange in pairs or groups 1+2line or 2line inversion mode to drive, due to the pixel unit driving sequence of data line two sides Difference, data wire delay will cause the charge differential of the pixel unit of same data line line two sides, to generate vertical bright concealed wire Display defect the problem of.
The embodiment of the present application provides a kind of driving circuit of display panel, and the driving circuit of the display panel includes:
Liquid crystal display, including several pixel regions, several scan lines and several data lines, each pixel region It is formed in the space that the first scan line, the second scan line and adjacent two data lines surround, each pixel region Domain includes the first pixel unit and the second pixel unit, and first scan line and the second active of second pixel unit are opened Connection connects, and second scan line is connect with the first active switch of first pixel unit;
Driving unit, for generating scanning voltage, to drive first active switch and second active switch;
Two top rake units, one of top rake unit are connected between the driving unit and first scan line, For carrying out top rake processing, the first scanning voltage of output to second active switch to scanning voltage;Another top rake unit It is connected between the driving unit and second scan line, for carrying out top rake processing to scanning voltage, output second is swept Voltage is retouched to first active switch;
Wherein, the top rake duration of first scanning voltage is less than the top rake duration of second scanning.
In one embodiment, each top rake unit is cut including the first control module, first switch module and first Corner Block List Representation;The first switch module is connect with the driving unit, and the first top rake module is connected to the first switch Between module and first scan line, first control module controls the output square-wave signal of the first switch module, The first top rake module carries out top rake processing to the square-wave signal.
In one embodiment, the first switch module includes the first metal-oxide-semiconductor, the second metal-oxide-semiconductor, first resistor, second Resistance and first capacitor;The drain electrode of first metal-oxide-semiconductor connects the driving unit, and the source electrode of first metal-oxide-semiconductor connects institute The first scan line is stated, the grid of shown first metal-oxide-semiconductor is grounded by the first capacitor, the first resistor and second electricity Resistance is connected in series between the drain electrode of second metal-oxide-semiconductor and the drain electrode of first metal-oxide-semiconductor, the first resistor and described the The public connecting end of two resistance is connect with the grid of first metal-oxide-semiconductor, the grid connection of shown second metal-oxide-semiconductor first control Molding block, the source electrode ground connection of shown second metal-oxide-semiconductor.
In one embodiment, the first top rake module includes third metal-oxide-semiconductor, 3rd resistor and the second capacitor;It is described The drain electrode of third metal-oxide-semiconductor connects the first switch module by the 3rd resistor, and the grid of the third metal-oxide-semiconductor connects institute The first control module is stated, the source electrode ground connection of the third metal-oxide-semiconductor, second capacitance connection is in the first switch module and ground Between.
In one embodiment, the 3rd resistor is variable resistance, by the resistance value tune for adjusting the 3rd resistor Save the top rake angle of the scanning voltage.
In one embodiment, the failing edge of the scanning voltage after top rake is inclined to a rake.
In one embodiment, first control module exports the first pulse width modulating signal to first top rake Module, the top rake duration of top rake unit described in the duty cycle adjustment by adjusting the pulse width modulating signal.
In one embodiment, first control module exports the second pulse width modulating signal to the first switch Module, second pulse width modulating signal and the first pulse width modulating signal opposite in phase.
The embodiment of the present application also provides a kind of driving device of display panel, the driving device packet of the display panel It includes: the driving circuit of above-mentioned display panel.
The embodiment of the present application also provides a kind of display device, and the display device includes: the drive of above-mentioned display panel Dynamic circuit.
The embodiment of the present application carries out top rake processing, output to the scanning voltage that driving unit exports by the first top rake unit First scanning voltage to second active switch, the second top rake unit carries out at top rake the scanning voltage that driving unit exports Reason, the second scanning voltage of output to first active switch, the top rake duration of the first scanning voltage is less than the second scanning The top rake duration, to compensate the charging effect difference between the first pixel unit and the second pixel unit, so as to improve bright The problem of concealed wire, promotes picture quality.
Detailed description of the invention
It in order to more clearly explain the technical solutions in the embodiments of the present application, below will be to embodiment or description of the prior art Needed in attached drawing be briefly described, it should be apparent that, the accompanying drawings in the following description is only some of the application Embodiment for those of ordinary skill in the art without any creative labor, can also be according to these Attached drawing obtains other attached drawings.
Fig. 1 is the electrical block diagram of the driving circuit for the display panel that the example of the application provides;
Fig. 2 is the pixel unit distribution schematic diagram for the display panel that the example of the application provides;
Fig. 3 is the circuit structure diagram for the first top rake unit that one embodiment of the application provides;
Fig. 4 is the circuit structure diagram for the second top rake unit that one embodiment of the application provides;
Fig. 5 is the circuit diagram for the first top rake unit that one embodiment of the application provides;
Fig. 6 is the circuit diagram for the second top rake unit that one embodiment of the application provides;
Fig. 7 is the waveform diagram of the driving circuit for the display panel that one embodiment of the application provides.
Specific embodiment
In order to make those skilled in the art more fully understand application scheme, below in conjunction in the embodiment of the present application Attached drawing, technical solutions in the embodiments of the present application are explicitly described, it is clear that described embodiment is the application one The embodiment divided, instead of all the embodiments.Based on the embodiment in the application, those of ordinary skill in the art are not doing Every other embodiment obtained under the premise of creative work out, shall fall within the protection scope of the present application.
The description and claims of this application and term " includes " and their any deformations in above-mentioned attached drawing, meaning Figure, which is to cover, non-exclusive includes.Such as process, method or system comprising a series of steps or units, product or equipment do not have It is defined in listed step or unit, but optionally further comprising the step of not listing or unit, or optionally also wrap Include the other step or units intrinsic for these process, methods, product or equipment.In addition, term " first ", " second " and " third " etc. is for distinguishing different objects, not for description particular order.
As shown in Figure 1, one embodiment of the application provides a kind of driving circuit of display panel, which is characterized in that institute The driving circuit for stating display panel includes liquid crystal display 10, driving unit 20, the first top rake unit 30 and the second top rake list Member 40.
As shown in Fig. 2, liquid crystal display 10 includes several pixel regions, several scan lines and several data lines, it is each Pixel region is formed in the space that the first scan line, the second scan line and two adjacent data lines surround, each pixel region Domain includes the first pixel unit P1 and the second pixel unit P2, the second active switch company of the first scan line and the second pixel unit It connects, the second scan line is connect with the first active switch of the first pixel unit.Specifically, above-mentioned several pixel regions are array It is arranged between several scan lines and several scan lines, the grid of the first active switch is connect with the second scan line, and second actively Switch is connect with the first scan line, controls second switch and the respectively by the voltage of the first scan line and the output of the second scan line One switch;The source electrode of first active switch connects 2n data line, and the drain electrode of the second active switch connects 2n+1 data line, leads to Data line is crossed to charge to the first active switch and second switch.
Driving unit 20 is for generating scanning voltage, to drive conducting and the pass of the first active switch and the second active switch It is disconnected, specifically, when the first active switch and the received scanning voltage of the second active switch are high level, the first active switch It being connected with the second active switch, data line can respectively charge to the first pixel unit P1 and the second pixel unit P2, when When first active switch and the received scanning voltage of the second active switch are low level, the first active switch and the second active switch Shutdown stops to the first pixel unit P1 and the second pixel unit P2 charging.
Two top rake units, one of top rake voltage are connected between driving unit and the first scan line, for sweeping It retouches voltage and carries out top rake processing, export the first scanning voltage to the second active switch;It is single that another top rake voltage is connected to driving Between member and the second scan line, for carrying out top rake processing to scanning voltage, the second scanning voltage to the first active switch is exported. Two of them top rake voltage is respectively the first top rake unit and the second top rake unit, and it is single that the first top rake unit is connected to the driving It is first between first scan line, the second top rake unit is connected between the driving unit and second scan line.
As shown in Figure 3 and Figure 5, the first top rake unit 30 includes the first control module 31, first switch module 32 and first Top rake module 33;First switch module 32 is connect with driving unit 20, and the first top rake module 33 is connected to first switch module 32 And first between scan line.First switch module 32 includes the first metal-oxide-semiconductor Q1, the second metal-oxide-semiconductor Q2, first resistor R1, the second electricity Hinder R2 and first capacitor C1;The drain electrode of first metal-oxide-semiconductor Q1 connects driving unit 20, and the source electrode connection first of the first metal-oxide-semiconductor Q1 is swept Line is retouched, the grid of shown first metal-oxide-semiconductor Q1 is grounded by first capacitor C1, and first resistor R1 and second resistance R2 are connected in series in Between the drain electrode of second metal-oxide-semiconductor Q2 and the drain electrode of the first metal-oxide-semiconductor Q1, the public connecting end of first resistor R1 and second resistance R2 with The grid of first metal-oxide-semiconductor Q1 connects, and the grid of shown second metal-oxide-semiconductor Q2 connects the first control module 31, shown second metal-oxide-semiconductor Q2 Source electrode ground connection, the first top rake module 33 include third metal-oxide-semiconductor Q3,3rd resistor R3 and the second capacitor C2;Third metal-oxide-semiconductor Q3's Drain electrode connects the first control module 31, third by 3rd resistor R3 connection first switch module 32, the grid of third metal-oxide-semiconductor Q3 The source electrode of metal-oxide-semiconductor Q3 is grounded, and the second capacitor C2 is connected between first switch module 32 and ground.Wherein, 3rd resistor R3 be can Power transformation resistance, the top rake angle of the resistance value adjusting scanning voltage by adjusting 3rd resistor R3.First control module 31 output the One pulse width modulating signal to the first top rake module 33, cut by the duty cycle adjustment by adjusting the first pulse width modulating signal The top rake duration of angle unit, meanwhile, the first control module 31 exports the second pulse width modulating signal to first switch mould Block 32, the second pulse width modulating signal and the first pulse width modulating signal opposite in phase.
As shown in Figure 4 and Figure 6, the second top rake unit 40 is connected between driving unit 20 and the second scan line, for pair Scanning voltage carries out top rake processing, exports the second scanning voltage to the first active switch;Second top rake unit 40 includes the second control Molding block 41, second switch module 42 and the second top rake module 43;Second switch module 42 is connect with driving unit 20, and second cuts Corner Block List Representation 43 is connected between second switch module 42 and the second scan line.Second switch module 42 includes the 4th metal-oxide-semiconductor Q4, the Five metal-oxide-semiconductor Q5, the 4th resistance R4, the 5th resistance R5 and third capacitor C3;The drain electrode of 4th metal-oxide-semiconductor Q4 connects driving unit 20, The source electrode of 4th metal-oxide-semiconductor Q4 connects the second scan line, and the grid of shown 4th metal-oxide-semiconductor Q4 is grounded by third capacitor C3, and the 4th Resistance R4 and the 5th resistance R5 are connected in series between the drain electrode of the 5th metal-oxide-semiconductor Q5 and the drain electrode of the 4th metal-oxide-semiconductor Q4, the 4th resistance The public connecting end of R4 and the 5th resistance R5 are connect with the grid of the 4th metal-oxide-semiconductor Q4, the grid of shown 5th metal-oxide-semiconductor Q5 connection the Two control modules 41, the source electrode ground connection of shown 5th metal-oxide-semiconductor Q5.Second top rake module 43 includes the 6th metal-oxide-semiconductor Q6, the 6th resistance R6 and the 4th capacitor C4;The drain electrode of 6th metal-oxide-semiconductor Q6 passes through the 6th resistance R6 connection second switch module 42, the 6th metal-oxide-semiconductor Q6 Grid connect the second control module 41, the source electrode ground connection of the 6th metal-oxide-semiconductor Q6, the 4th capacitor C4 is connected to second switch module 42 Between ground.Equally, wherein the 6th resistance R6 is variable resistance, and the resistance value adjusting by adjusting the 6th resistance R6 scans electricity The top rake angle of pressure.First control module 41 exports third pulse width modulating signal to the second top rake module 43, by adjusting The top rake duration of the duty cycle adjustment top rake unit of third pulse width modulating signal, meanwhile, the second control module 41 is defeated The 4th pulse width modulating signal to second switch module 42, the 4th pulse width modulating signal and third pulse width is modulated out Signal phase is opposite.
In order to solve the problems, such as that data wire delay causes charging effect is inconsistent to cause charging effect different, the first scanning electricity Pressure and the second scanning voltage are of different sizes.Specifically, as shown in fig. 7, in the first pixel unit P1 and the second pixel unit P2 When charging, after previous pixel unit charging complete, the second scan line exports the second scanning voltage, and the first pixel unit P1 starts to fill Electricity, since the first pixel unit P1 and previous pixel unit share a data line, the first pixel unit P1 and previous pixel list The charging polarity of member is constant;And after the first pixel unit P1 charging complete, the first scan line the first scanning voltage of output, second Pixel unit P2 is started to charge, and since the first pixel unit P1 and the second pixel unit P2 and different data line connect, the The charging polarity of one pixel unit P1 and the second pixel unit P2 can change, the first pixel unit P1 and the second pixel unit The charging effect of P2 is different, and the charging effect that will lead to the first pixel unit P1 in this way is better than the charging of the second pixel unit P2 Effect.Therefore in the embodiment of the present application, by the first top rake unit and the second top rake unit respectively to the first scanning voltage and second Scanning voltage carries out top rake processing, and the failing edge of the scanning voltage after top rake is inclined to a rake.Wherein, the first scanning voltage Different with the top rake duration of the second scanning voltage, the top rake duration of the second scanning voltage is greater than the first scanning voltage The top rake duration, by adjusting the top rake voltage of the first scanning voltage and the top rake duration of the second scanning voltage, compensation Charging effect difference between first pixel unit P1 and the second pixel unit P2 the problem of so as to improve bright concealed wire, promotes picture Face quality.
One embodiment of the application also provides a kind of driving device of display panel, the driving device packet of display panel It includes: the driving circuit of above-mentioned display panel.
One embodiment of the application also provides a kind of display device, and display panel includes: above-mentioned display panel.
In one embodiment, display device can be any type of display device, such as LCD (Liquid Crystal Display, liquid crystal display device) display device, OLED (Organic Electroluminesence Display, Organic Electricity laser display) Organic Electricity laser display apparatus, QLED (Quantum Dot Light Emitting Diodes, light emitting diode with quantum dots) light emitting diode with quantum dots display device or curved-surface display device etc..
Module or submodule in all embodiments of the application can pass through universal integrated circuit, such as CPU (Central Processing Unit, central processing unit), or pass through ASIC (Application Specific Integrated Circuit, specific integrated circuit) Lai Shixian.
Step in the embodiment of the present application method can be sequentially adjusted, merged and deleted according to actual needs.
Unit in the embodiment of the present application device can be combined, divided and deleted according to actual needs.
Those of ordinary skill in the art will appreciate that realizing all or part of the process in above-described embodiment method, being can be with Relevant hardware is instructed to complete by computer program, the program can be stored in a computer-readable storage medium In, the program is when being executed, it may include such as the process of the embodiment of above-mentioned each method.Wherein, the storage medium can be magnetic Dish, CD, read-only memory (Read-Only Memory, ROM) or random access memory (Random Access Memory, RAM) etc..
The foregoing is merely the preferred embodiments of the application, not to limit the application, all essences in the application Made any modifications, equivalent replacements, and improvements etc., should be included within the scope of protection of this application within mind and principle.

Claims (10)

1. a kind of driving circuit of display panel, which is characterized in that the driving circuit of the display panel includes:
Liquid crystal display, including several pixel regions, several scan lines and several data lines, each pixel region are formed In in the space that the first scan line, the second scan line and adjacent two data lines surround, each pixel region packet Include the first pixel unit and the second pixel unit, the second active switch company of first scan line and second pixel unit It connects, second scan line is connect with the first active switch of first pixel unit;
Driving unit, for generating scanning voltage, to drive first active switch and second active switch;
Two top rake units, one of top rake unit are connected between the driving unit and first scan line, are used for Top rake processing, the first scanning voltage of output to second active switch are carried out to scanning voltage;The connection of another top rake unit Between the driving unit and second scan line, for carrying out top rake processing, output the second scanning electricity to scanning voltage It is depressed into first active switch;
Wherein, the top rake duration of first scanning voltage is less than the top rake duration of second scanning voltage.
2. the driving circuit of display panel as described in claim 1, which is characterized in that each top rake unit includes first Control module, first switch module and the first top rake module;The first switch module is connect with the driving unit, and described One top rake module is connected between the first switch module and first scan line, described in the first control module control The output square-wave signal of first switch module, the first top rake module carry out top rake processing to the square-wave signal.
3. the driving circuit of display panel as claimed in claim 2, which is characterized in that the first switch module includes first Metal-oxide-semiconductor, the second metal-oxide-semiconductor, first resistor, second resistance and first capacitor;It is single that the drain electrode of first metal-oxide-semiconductor connects the driving The source electrode of member, first metal-oxide-semiconductor connects first scan line, and the grid of shown first metal-oxide-semiconductor passes through the first capacitor Ground connection, the first resistor and the second resistance are connected in series in draining and first metal-oxide-semiconductor for second metal-oxide-semiconductor Between drain electrode, the public connecting end of the first resistor and the second resistance is connect with the grid of first metal-oxide-semiconductor, shown The grid of second metal-oxide-semiconductor connects first control module, the source electrode ground connection of shown second metal-oxide-semiconductor.
4. the driving circuit of display panel as claimed in claim 2, which is characterized in that the first top rake module includes third Metal-oxide-semiconductor, 3rd resistor and the second capacitor;The drain electrode of the third metal-oxide-semiconductor connects the first switch by the 3rd resistor Module, the grid of the third metal-oxide-semiconductor connect first control module, and the source electrode of the third metal-oxide-semiconductor is grounded, and described second Capacitance connection is between the first switch module and ground.
5. the driving circuit of display panel as claimed in claim 4, which is characterized in that the 3rd resistor is variable resistance, By the top rake angle for adjusting scanning voltage described in the resistance value adjusting of the 3rd resistor.
6. the driving circuit of display panel as described in claim 1, which is characterized in that under the scanning voltage after top rake Drop edge is inclined to a rake.
7. the driving circuit of display panel as claimed in claim 2, which is characterized in that the first control module output first Pulse width modulating signal is to the first top rake module, by adjusting the duty ratio tune of first pulse width modulating signal Save the top rake duration of the top rake unit.
8. the driving circuit of display panel as claimed in claim 7, which is characterized in that the first control module output second Pulse width modulating signal is to the first switch module, second pulse width modulating signal and first pulse width Modulating signal phase is opposite.
9. a kind of driving device of display panel, which is characterized in that the driving device of the display panel includes: such as claim The driving circuit of 1 to 8 described in any item display panels.
10. a kind of display device, which is characterized in that the display device includes: the drive of display panel as claimed in claim 9 Dynamic device.
CN201811516480.1A 2018-12-12 2018-12-12 The driving circuit and device of display device, display panel Pending CN109493818A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811516480.1A CN109493818A (en) 2018-12-12 2018-12-12 The driving circuit and device of display device, display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811516480.1A CN109493818A (en) 2018-12-12 2018-12-12 The driving circuit and device of display device, display panel

Publications (1)

Publication Number Publication Date
CN109493818A true CN109493818A (en) 2019-03-19

Family

ID=65709928

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811516480.1A Pending CN109493818A (en) 2018-12-12 2018-12-12 The driving circuit and device of display device, display panel

Country Status (1)

Country Link
CN (1) CN109493818A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022036846A1 (en) * 2020-08-19 2022-02-24 惠科股份有限公司 Display apparatus and driving method therefor

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101315749A (en) * 2008-06-26 2008-12-03 上海广电光电子有限公司 Driving method of liquid crystal display
CN102881268A (en) * 2012-09-07 2013-01-16 北京京东方光电科技有限公司 Liquid crystal display driving method and liquid crystal display
CN104204929A (en) * 2012-03-27 2014-12-10 夏普株式会社 Display element and display device
CN105206248A (en) * 2015-11-09 2015-12-30 重庆京东方光电科技有限公司 Display driving circuit, display device and display driving method
CN105280152A (en) * 2015-11-20 2016-01-27 深圳市华星光电技术有限公司 Scan driving signal adjusting method and scan driving circuit
CN105810174A (en) * 2016-06-01 2016-07-27 京东方科技集团股份有限公司 Source-electrode drive chip, display device and driving method of display device
CN106023935A (en) * 2016-07-27 2016-10-12 深圳市华星光电技术有限公司 Liquid crystal display device and driving method thereof

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101315749A (en) * 2008-06-26 2008-12-03 上海广电光电子有限公司 Driving method of liquid crystal display
CN104204929A (en) * 2012-03-27 2014-12-10 夏普株式会社 Display element and display device
CN102881268A (en) * 2012-09-07 2013-01-16 北京京东方光电科技有限公司 Liquid crystal display driving method and liquid crystal display
CN105206248A (en) * 2015-11-09 2015-12-30 重庆京东方光电科技有限公司 Display driving circuit, display device and display driving method
CN105280152A (en) * 2015-11-20 2016-01-27 深圳市华星光电技术有限公司 Scan driving signal adjusting method and scan driving circuit
CN105810174A (en) * 2016-06-01 2016-07-27 京东方科技集团股份有限公司 Source-electrode drive chip, display device and driving method of display device
CN106023935A (en) * 2016-07-27 2016-10-12 深圳市华星光电技术有限公司 Liquid crystal display device and driving method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022036846A1 (en) * 2020-08-19 2022-02-24 惠科股份有限公司 Display apparatus and driving method therefor

Similar Documents

Publication Publication Date Title
CN101344657B (en) LCD and common voltage driving method
CN100458503C (en) Liquid crystal display device and method of driving the same
CN102763153B (en) Display device
CN101231434B (en) Array panel and drive method thereof
CN101233556B (en) Display device, its drive circuit, and drive method
CN101083068B (en) Display device
JP3248949B2 (en) Matrix display device
CN103000156B (en) Liquid crystal display panel driving method, flicker testing method and liquid crystal display device
CN105629609A (en) Array substrate, liquid crystal display device and driving method of liquid crystal display device
TW200947026A (en) Pixel circuit and driving method thereof
CN103529614B (en) Array substrate, display unit and driving method thereof
CN107068101A (en) A kind of drive circuit of display device, driving method and display device
CN103399440A (en) Array substrate, display device and drive method
CN105047161B (en) Pixel unit driving device, method and display device
CN101201478A (en) Liquid crystal display device and driving method thereof
CN104793366A (en) Liquid crystal panel subjected to bright point repair and bright point repair method thereof
CN101271207A (en) Liquid crystal display board
CN107204165A (en) Driving method and driving device of display panel and display device
CN103091920B (en) A kind of array base palte and driving method, display device
CN102124404B (en) Liquid crystal display device, active matrix substrate, and electronic device
RU2518976C1 (en) Liquid crystal display device display defect correction method
CN101963728A (en) Liquid crystal display
CN101847375A (en) Horizontal drive circuit, drive method thereof and liquid crystal display device
CN110956917A (en) Repairing compensation method of panel display module
CN109493818A (en) The driving circuit and device of display device, display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20190319

RJ01 Rejection of invention patent application after publication