CN109461468A - A kind of data stability detection method - Google Patents
A kind of data stability detection method Download PDFInfo
- Publication number
- CN109461468A CN109461468A CN201811355317.1A CN201811355317A CN109461468A CN 109461468 A CN109461468 A CN 109461468A CN 201811355317 A CN201811355317 A CN 201811355317A CN 109461468 A CN109461468 A CN 109461468A
- Authority
- CN
- China
- Prior art keywords
- memory
- data
- state value
- stored
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/42—Response verification devices using error correcting codes [ECC] or parity check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
- G06F11/106—Correcting systematically all correctable errors, i.e. scrubbing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The embodiment of the present application discloses a kind of data stability detection method and relevant device, for saving the processing time that data stability detects in memory, promotes user experience.The embodiment of the present application method includes: to obtain data to be stored in the present embodiment；The data to be stored is transmitted to the memory；Read states instruction is sent to the memory；The state value that the memory is sent is received, the state value is that the memory is obtained according to read states instruction generation；The storage state of data in the memory is determined according to the state value.Therefore, the storage state of data in the memory is determined according to the state value, it verification is compared compares by reading out all data with ECC check process in the prior art, the processing time that data stability detects in memory is saved, so that the user experience is improved.
Description
Technical field
This application involves the communications field more particularly to a kind of data stability detection methods.
Background technique
Nand-flash memory is one kind of flash memory, internal to use non-linear macroelement mode, is solid-state
The realization of large capacity memory provides cheap effective solution scheme.Nand-flash memory has capacity larger, rewrites speed
The advantages that fast is spent, suitable for the storage of mass data, thus is in the industry cycle more and more widely used, such as embedded product
In include digital camera, MP3 walkman memory card, USB flash disk of compact etc..
As the NandFlash of the rapid development of memory technology, the popularization and application of big data, large capacity is more and more common,
Wherein being most widely used with 3D TLC NandFlash especially.The USB flash disk of usual large capacity, EMMC, SSD are using 3D TLC
Thus NandFlash just has higher want to the stability of the storing data of this type Flash as storage medium
It asks.NAND-type flash memory carries out erasing operation in blocks.The write operation of flash memory must be carried out in white space, if target
There have been data in region, it is necessary to first wipe and be written afterwards, therefore erasing operation is the basic operation of flash memory.
In the prior art, the data stability detection algorithm for being directed to Nand Flash memorizer at present is all by that will compile
Data after journey, which are read out, to be carried out the mode of ECC (ErrorCorrecting Code, error checking and correction) verification and carries out,
Can just it know after data DMA all in Nand Flash memorizer (Direct Memory Access, direct memory access) is come out
The result of road ECC check.
However, ECC check needs, which read out all data, is compared verification, to lead in the detection method
Increasing considerably for detection time is caused, has a great impact to the writing rate of USB flash disk, EMMC, SSD, not only reduces user experience,
It is required in relatively high equipment in certain pairs of data writing rates simultaneously, if checking time is too long to will lead to time-out, so as to cause
Compatibility issue.
Summary of the invention
The embodiment of the present application provides a kind of data stability detection method and relevant device, for saving number in memory
According to the processing time of Detection of Stability, user experience is promoted.
The embodiment of the present application first aspect provides a kind of data stability detection method, comprising:
Obtain data to be stored；
The data to be stored is transmitted to the memory；
Read states instruction is sent to the memory；
The state value that the memory is sent is received, the state value is that the memory is given birth to according to read states instruction
At obtaining；
The storage state of data in the memory is determined according to the state value.
Optionally, before sending read states instruction to the memory, the method also includes:
Programming instruction is sent to the memory, obtains R/B signal；
When determining that the R/B signal becomes high level from low level, executes to the memory and send read states instruction.
Optionally, the data to be stored is transmitted to the memory includes:
It controls the memory and enters programming mode；
By the data to be stored DMA to the memory.
Optionally, before the data to be backed up are transmitted to the memory, the method also includes:
The data to be stored is subjected to backup storage.
Optionally, the data to be stored includes the first data block and the second data block；It is determined according to the state value
In the memory after the storage state of data, the method also includes:
If the storage state indicates that first data block is correct and second data block is not written, by described the
Two transmission of data blocks are to the memory；
The instruction of target read states is sent to the memory；
The target-like state value that the memory is sent is received, the target-like state value is the memory according to the target
Read states instruction, which generates, to be obtained；
The storage state of the second data block in the memory is determined according to the target-like state value.
The embodiment of the present application second aspect provides a kind of data stability detection system, comprising:
Acquiring unit, for obtaining data to be stored；
First transmission unit, for the data to be stored to be transmitted to the memory；
First transmission unit, for sending read states instruction to the memory；
First receiving unit, the state value sent for receiving the memory, the state value are the memory root
It generates and obtains according to read states instruction；
First determination unit, for determining the storage state of data in the memory according to the state value.
Optionally, the system also includes:
Second transmission unit obtains R/B signal for sending programming instruction to the memory；
Execution unit is sent out for when determining that the R/B signal becomes high level from low level, executing to the memory
Read states are sent to instruct.
Optionally, the transmission unit is specifically used for:
It controls the memory and enters programming mode；
By the data to be stored DMA to the memory.
Optionally, the system also includes:
Backup units, for the data to be stored to be carried out backup storage.
Optionally, the data to be stored includes the first data block and the second data block；The system also includes:
Second transmission unit, if correct and described second data block for storage state instruction first data block
It is not written, then by second transmission of data blocks to the memory；
Third transmission unit, for sending the instruction of target read states to the memory；
Second receiving unit, the target-like state value sent for receiving the memory, the target-like state value is described
Memory is generated according to target read states instruction and is obtained；
Second determination unit, for determining the storage shape of the second data block in the memory according to the target-like state value
State.
The embodiment of the present application third aspect provides a kind of computer installation, comprising:
Processor, memory, input-output equipment and bus；
The processor, memory, input-output equipment are connected with the bus respectively；
The processor is for executing method as in the foregoing embodiment.
The embodiment of the present application fourth aspect provides a kind of computer readable storage medium, is stored thereon with computer journey
Sequence: the step of computer program realizes method as in the foregoing embodiment when being executed by processor.
As can be seen from the above technical solutions, the embodiment of the present application has the advantage that in the present embodiment, obtains wait store
Data；The data to be stored is transmitted to the memory；Read states instruction is sent to the memory；Receive the storage
The state value that device is sent, the state value are that the memory is obtained according to read states instruction generation；According to the state
Value determines the storage state of data in the memory.Therefore, depositing for data in the memory is determined according to the state value
Storage state is compared verification and compares, saves storage with ECC check process in the prior art by reading out all data
The processing time that data stability detects in device, so that the user experience is improved.
Detailed description of the invention
Fig. 1 is an a kind of schematic diagram of data stability detection method embodiment in the embodiment of the present application；
Fig. 2 is a kind of another schematic diagram of data stability detection method embodiment in the embodiment of the present application；
Fig. 3 is a kind of another schematic diagram of data stability detection method embodiment in the embodiment of the present application；
Fig. 4 is a kind of another schematic diagram of data stability detection method embodiment in the embodiment of the present application；
Fig. 5 is a kind of another schematic diagram of data stability detection method embodiment in the embodiment of the present application；
Fig. 6 is an a kind of schematic diagram of data stability detection system embodiment in the embodiment of the present application；
Fig. 7 is an a kind of schematic diagram of computer installation in the embodiment of the present application.
Specific embodiment
The embodiment of the present application provides a kind of data stability detection method and relevant device, for saving number in memory
According to the processing time of Detection of Stability, user experience is promoted.
In order to make those skilled in the art more fully understand application scheme, below in conjunction in the embodiment of the present application
Attached drawing, the technical scheme in the embodiment of the application is clearly and completely described, it is clear that described embodiment is only
The embodiment of the application a part, instead of all the embodiments.Based on the embodiment in the application, ordinary skill people
Member's every other embodiment obtained without making creative work, all should belong to the model of the application protection
It encloses.
The description and claims of this application and term " first ", " second ", " third ", " in above-mentioned attached drawing
Four " etc. be to be used to distinguish similar objects, without being used to describe a particular order or precedence order.It should be understood that using in this way
Data be interchangeable under appropriate circumstances, so that the embodiments described herein can be in addition to illustrating herein or describing
Sequence other than appearance is implemented.In addition, term " includes " and " having " and their any deformation, it is intended that covering is non-exclusive
Include, for example, the process, method, system, product or equipment for containing a series of steps or units are not necessarily limited to clearly arrange
Those of out step or unit, but may include be not clearly listed or it is solid for these process, methods, product or equipment
The other step or units having.
In order to make it easy to understand, the detailed process in the embodiment of the present application is described below, referring to Fig. 1, the application
A kind of one embodiment of data stability detection method includes: in embodiment
101, data to be stored is obtained；
In the present embodiment, terminal obtain data to be stored, that is, confirm to need to be transmitted in data storage wait store
Data.
Specifically, the present embodiment can be applied to the processing of NandFlash data storage, that is, pass through terminal and the memory
It is connected, for the data stability detection in memory.Wherein, the terminal can be PC, notebook, server or
Person is mobile phone terminal etc., is not limited specifically herein.Wherein, NandFlash data storage can be 3D TLC
NandFlash data storage is also possible to QLC NandFlash data storage, can also be other forms
NandFlash data storage, specifically herein without limitation.
102, the data to be stored is transmitted to the memory；
In the present embodiment, the data to be stored acquired in step 101 is transmitted in memory by terminal.
Specifically, it can be transmitted in several ways, such as SPI (Serial Peripheral Interface (SPI), Serial
Peripheral Interface) form, DMA (Direct MemoryAccess, direct memory access) or other
Mode, specifically herein without limitation.
103, Xiang Suoshu memory sends read states instruction；
In the present embodiment, terminal sends read states instruction to the memory.
Specifically, read states instruction can be the instruction (such as 0x70) of a byte, after distributing this instruction, deposit
Reservoir can generate the state value of a byte according to the instruction.
104, the state value that the memory is sent is received；
In the present embodiment, terminal receives the state value that the memory is sent, the state value be the memory according to
The read states instruction, which generates, to be obtained.
105, the storage state of data in the memory is determined according to the state value.
In the present embodiment, which is the state value that memory generates a byte according to the instruction in step 103,
In, each state value has different meanings, and therefore, terminal finds out the state for being used to indicate storage state from the state value
Value.To determine the storage state of data in memory according to the state value.After data are all read in the prior art
Contrast verification is compared again, and the processing time of saving largely may be implemented in the present embodiment.
In the present embodiment, data to be stored is obtained；The data to be stored is transmitted to the memory；To the storage
Device sends read states instruction；The state value that the memory is sent is received, the state value is the memory according to the reading
Status command generates to obtain；The storage state of data in the memory is determined according to the state value.Therefore, according to the shape
State value determines the storage state of data in the memory, with ECC check process in the prior art by reading all data
It is compared verification is compared, the processing time that data stability detects in memory is saved, so that the user experience is improved.
In the embodiment of the present application, based on embodiment described in Fig. 1, read states instruction is sent to the memory in step 103
Before, specifically step can also be executed to determine whether to determine whether completing data write-in by a detecting step
103, i.e., whether execute to the memory and sends read states instruction.Below referring to Fig. 2, based on embodiment described in Fig. 1, in step
Before rapid 103, a kind of another embodiment of data stability detection method includes: in the embodiment of the present application
201, Xiang Suoshu memory sends programming instruction, obtains R/B signal；
In the present embodiment, specifically during the data to be stored is transmitted to the memory by step 102, determine
The corresponding data page transmitted out, then the corresponding data page into the memory sends programming instruction, obtains R/B signal.
202, it when determining that the R/B signal becomes high level from low level, executes and refers to memory transmission read states
It enables.
In the present embodiment, when determining that the R/B signal acquired in step 201 becomes high level from low level, that is, determine
Programming is completed in corresponding data page in step 201, then executes to the memory and send read states instruction.Wait until confirmation RB letter
When number becoming high level, then step 103 is executed, avoids data loading error occurring.
In the embodiment of the present application, it is based on Fig. 1 Fig. 2 the embodiment described, specifically in a step 102 by described wait store
Data are transmitted to the memory and can be introduced in a manner of DMA transfer below there are many mode.Referring to Fig. 3, based on figure
Embodiment described in 1 or Fig. 2, in the specific implementation of step 102, a kind of data stability detection in the embodiment of the present application
Another embodiment of method includes:
301, it controls the memory and enters programming mode；
In the present embodiment, when transmitting data to memory using DMA form, it is necessary first to control the memory and enter volume
Journey mode executes subsequent step after carrying out the initialization of data.Wherein it is possible to be SLC programming mode, TLC programming mode, or
It is other programming modes, specifically herein without limitation, during scheme concrete implementation, can be ordered by preset standard
It enables to switch over.
302, by the data to be stored DMA to the memory.
In the present embodiment, terminal is by data to be stored DMA into the memory.
Specifically, data are copied to another address space from an address space by DMA transfer.When CPU is initial
Change this transmission movement, transmission movement is carried out and completed by dma controller in itself.Typical example is exactly mobile one outer
The block of portion's memory is to the faster memory field of chip interior.It seem that such operation does not allow processor work to delay, instead
It can be gone to handle other work by scheduling again, therefore, because dma module avoids biography of the data between north bridge and CPU
It passs, substantially increases I/O speed.
In the embodiment of the present application, based on embodiment described in Fig. 1, Fig. 2 or Fig. 3 specifically step 102 will be described to be backed up
Data are transmitted to before the memory, can also be backed up to data to be stored, to guarantee the secure storage of data.Please
Refering to Fig. 4, based on embodiment described in Fig. 1, Fig. 2 or Fig. 3, a kind of data stabilization in the money of step 102, the embodiment of the present application
Another embodiment of property detection method includes:
401, the data to be stored is subjected to backup storage.
In the present embodiment, step 101 is obtained the data to be stored confirmed and carries out backup storage by terminal.
Specifically, which is to execute this backup procedure in the present embodiment to save initial data, be because
It will be dropped after memory has received for initial data, so, the data can be given for change in order to subsequent, it can be in step
The backup storage of data to be stored is carried out before 102 first.
In the embodiment of the present application, in the embodiment of Fig. 1 to Fig. 4, data to be stored may include the first data block and
Two data blocks specifically after step 105, the storage state of data in the memory are determined according to the state value
Later, the integrality of data transmission can also be further realized to the first data block and the second data block.Figure is please referred to below
5, the embodiment based on Fig. 1 to Fig. 4, after step 105, a kind of data stability detection method is another in the embodiment of the present application
One embodiment includes:
If 501, the storage state indicates that first data block is correct and second data block is not written, by institute
The second transmission of data blocks is stated to the memory；
In the present embodiment, if the storage state indicates that first data block is correct and second data block is not write
Enter, then terminal is by second transmission of data blocks to the memory.
Specifically, the data to be stored in memory existing form can there are many, can be with when data are more
It is stored by multiple data blocks.It may include the first data block and the second data block illustratively in the present embodiment, because
This can be when the storage state the first data block of instruction is correct and the second data block after step 105 acquires storage state
When not being written, then by the second transmission of data blocks to memory.
502, Xiang Suoshu memory sends the instruction of target read states；
503, the target-like state value that the memory is sent is received, the target-like state value is the memory according to
The instruction of target read states, which generates, to be obtained；
504, the storage state of the second data block in the memory is determined according to the target-like state value.
In the present embodiment, step 502 to step 504 is similar with abovementioned steps 103 to 105, and details are not described herein again.
In addition, if the second data block in the present embodiment may include multiple data blocks when data to be stored is more
The storage detection (i.e. circulate operation) of multiple data blocks, specific implementation process and this implementation are carried out in a manner of through this embodiment
Example is similar.
The embodiment of the present application is illustrated from the angle of method and step above, below from the angle of virtual bench to this
Application embodiment is introduced, referring to Fig. 6, in the embodiment of the present application, a kind of implementation of data stability detection system
Example include:
Acquiring unit 601, for obtaining data to be stored；
First transmission unit 602, for the data to be stored to be transmitted to the memory；
First transmission unit 603, for sending read states instruction to the memory；
First receiving unit 604, the state value sent for receiving the memory, the state value are the memory
It is generated and is obtained according to read states instruction；
First determination unit 605, for determining the storage state of data in the memory according to the state value.
In the present embodiment, acquiring unit 601, for obtaining data to be stored；First transmission unit 602, being used for will be described
Data to be stored is transmitted to the memory；First transmission unit 603, for sending read states instruction to the memory；The
One receiving unit 604, the state value sent for receiving the memory, the state value are the memory according to the reading
Status command generates to obtain；First determination unit 605, for determining the storage of data in the memory according to the state value
State.Therefore, the storage state that data in the memory are determined according to the state value, with ECC check mistake in the prior art
Journey is compared verification and compares by reading out all data, when saving the processing that data stability detects in memory
Between, so that the user experience is improved.
As a preferred embodiment, the system also includes:
Second transmission unit obtains R/B signal for sending programming instruction to the memory；
Execution unit is sent out for when determining that the R/B signal becomes high level from low level, executing to the memory
Read states are sent to instruct.
As a preferred embodiment, the transmission unit is specifically used for:
It controls the memory and enters programming mode；
By the data to be stored DMA to the memory.
As a preferred embodiment, the system also includes:
Backup units, for the data to be stored to be carried out backup storage.
As a preferred embodiment, the data to be stored includes the first data block and the second data block；The system is also
Include:
Second transmission unit, if correct and described second data block for storage state instruction first data block
It is not written, then by second transmission of data blocks to the memory；
Third transmission unit, for sending the instruction of target read states to the memory；
Second receiving unit, the target-like state value sent for receiving the memory, the target-like state value is described
Memory is generated according to target read states instruction and is obtained；
Second determination unit, for determining the storage shape of the second data block in the memory according to the target-like state value
State.
The computer installation in the embodiment of the present application is described from the angle of entity apparatus below, referring to Fig. 7, this
One embodiment of computer installation includes: in application embodiment
The computer installation 700 can generate bigger difference because configuration or performance are different, may include one or one
A above central processing unit (central processing units, CPU) 701 (for example, one or more processors)
With memory 705, one or more application program or data are stored in the memory 705.
Wherein, memory 705 can be volatile storage or persistent storage.The program for being stored in memory 705 can wrap
One or more modules are included, each module may include to the series of instructions operation in server.Further, in
Central processor 701 can be set to communicate with memory 705, and a series of fingers in memory 705 are executed on intelligent terminal 700
Enable operation.
The computer installation 700 can also include one or more power supplys 702, one or more wired or nothings
Wired network interface 703, one or more input/output interfaces 704, and/or, one or more operating systems, such as
Windows ServerTM, Mac OS XTM, UnixTM, LinuxTM, FreeBSDTM etc..
Processor 701 is specifically used for executing following steps:
Obtain data to be stored；
The data to be stored is transmitted to the memory；
Read states instruction is sent to the memory；
The state value that the memory is sent is received, the state value is that the memory is given birth to according to read states instruction
At obtaining；
The storage state of data in the memory is determined according to the state value.
As a preferred embodiment, before sending read states instruction to the memory, the method also includes:
Programming instruction is sent to the memory, obtains R/B signal；
When determining that the R/B signal becomes high level from low level, executes to the memory and send read states instruction.
As a preferred embodiment, the data to be stored, which is transmitted to the memory, includes:
It controls the memory and enters programming mode；
By the data to be stored DMA to the memory.
As a preferred embodiment, before the data to be backed up are transmitted to the memory, the method is also wrapped
It includes:
The data to be stored is subjected to backup storage.
As a preferred embodiment, the data to be stored includes the first data block and the second data block；According to
State value determines in the memory after the storage state of data, the method also includes:
If the storage state indicates that first data block is correct and second data block is not written, by described the
Two transmission of data blocks are to the memory；
The instruction of target read states is sent to the memory；
The target-like state value that the memory is sent is received, the target-like state value is the memory according to the target
Read states instruction, which generates, to be obtained；
The storage state of the second data block in the memory is determined according to the target-like state value.
It is understood that the size of the serial number of above steps is not meant in the various embodiments of the application
Execution sequence it is successive, the execution of each step sequence should be determined by its function and internal logic, without coping with the embodiment of the present application
Implementation process constitute any restriction.
It is apparent to those skilled in the art that for convenience and simplicity of description, the system of foregoing description,
The specific work process of device and unit, can refer to corresponding processes in the foregoing method embodiment, and details are not described herein.
In several embodiments provided herein, it should be understood that disclosed system, device and method can be with
It realizes by another way.For example, the apparatus embodiments described above are merely exemplary, for example, the unit
It divides, only a kind of logical function partition, there may be another division manner in actual implementation, such as multiple units or components
It can be combined or can be integrated into another system, or some features can be ignored or not executed.Another point, it is shown or
The mutual coupling, direct-coupling or communication connection discussed can be through some interfaces, the indirect coupling of device or unit
It closes or communicates to connect, can be electrical property, mechanical or other forms.
The unit as illustrated by the separation member may or may not be physically separated, aobvious as unit
The component shown may or may not be physical unit, it can and it is in one place, or may be distributed over multiple
In network unit.It can select some or all of unit therein according to the actual needs to realize the mesh of this embodiment scheme
's.
It, can also be in addition, each functional unit in each embodiment of the application can integrate in one processing unit
It is that each unit physically exists alone, can also be integrated in one unit with two or more units.Above-mentioned integrated list
Member both can take the form of hardware realization, can also realize in the form of software functional units.
If the integrated unit is realized in the form of SFU software functional unit and sells or use as independent product
When, it can store in a computer readable storage medium.Based on this understanding, the technical solution of the application is substantially
The all or part of the part that contributes to existing technology or the technical solution can be in the form of software products in other words
It embodies, which is stored in a storage medium, including some instructions are used so that a computer
Equipment (can be personal computer, server or the network equipment etc.) executes the complete of each embodiment the method for the application
Portion or part steps.And storage medium above-mentioned includes: USB flash disk, mobile hard disk, read-only memory (ROM, Read-Only
Memory), random access memory (RAM, RandomAccess Memory), magnetic or disk etc. are various can store journey
The medium of sequence code.
The above, above embodiments are only to illustrate the technical solution of the application, rather than its limitations；Although referring to before
Embodiment is stated the application is described in detail, those skilled in the art should understand that: it still can be to preceding
Technical solution documented by each embodiment is stated to modify or equivalent replacement of some of the technical features；And these
It modifies or replaces, the spirit and scope of each embodiment technical solution of the application that it does not separate the essence of the corresponding technical solution.
Claims (10)
1. a kind of data stability detection method characterized by comprising
Obtain data to be stored；
The data to be stored is transmitted to the memory；
Read states instruction is sent to the memory；
The state value that the memory is sent is received, the state value is that the memory is generated according to read states instruction
It arrives；
The storage state of data in the memory is determined according to the state value.
2. the method according to claim 1, wherein to the memory send read states instruction before, institute
State method further include:
Programming instruction is sent to the memory, obtains R/B signal；
When determining that the R/B signal becomes high level from low level, executes to the memory and send read states instruction.
3. the method according to claim 1, wherein the data to be stored is transmitted to the memory packet
It includes:
It controls the memory and enters programming mode；
By the data to be stored DMA to the memory.
4. method according to any one of claims 1 to 3, which is characterized in that the data to be backed up are being transmitted to institute
Before stating memory, the method also includes:
The data to be stored is subjected to backup storage.
5. method according to any one of claims 1 to 3, which is characterized in that the data to be stored includes the first data
Block and the second data block；Determining that in the memory after the storage state of data, the method is also according to the state value
Include:
It, will be described second several if the storage state indicates that first data block is correct and second data block is not written
The memory is transmitted to according to block；
The instruction of target read states is sent to the memory；
The target-like state value that the memory is sent is received, the target-like state value is the memory according to target reading shape
State instruction, which generates, to be obtained；
The storage state of the second data block in the memory is determined according to the target-like state value.
6. a kind of data stability detection system characterized by comprising
Acquiring unit, for obtaining data to be stored；
First transmission unit, for the data to be stored to be transmitted to the memory；
First transmission unit, for sending read states instruction to the memory；
First receiving unit, the state value sent for receiving the memory, the state value is the memory according to institute
Read states instruction generation is stated to obtain；
First determination unit, for determining the storage state of data in the memory according to the state value.
7. system according to claim 6, which is characterized in that the system also includes:
Second transmission unit obtains R/B signal for sending programming instruction to the memory；
Execution unit is read for when determining that the R/B signal becomes high level from low level, executing to send to the memory
Status command.
8. system according to claim 6, which is characterized in that the transmission unit is specifically used for:
It controls the memory and enters programming mode；
By the data to be stored DMA to the memory.
9. a kind of computer installation characterized by comprising
Processor, memory, input-output equipment and bus；
The processor, memory, input-output equipment are connected with the bus respectively；
The processor is for executing such as method described in any one of claim 1 to 5.
10. a kind of computer readable storage medium, is stored thereon with computer program, it is characterised in that: the computer program
It is realized when being executed by processor such as the step of any one of claim 1 to 5 the method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811355317.1A CN109461468B (en) | 2018-11-14 | 2018-11-14 | Data stability detection method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811355317.1A CN109461468B (en) | 2018-11-14 | 2018-11-14 | Data stability detection method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109461468A true CN109461468A (en) | 2019-03-12 |
| CN109461468B CN109461468B (en) | 2021-05-11 |
Family
ID=65610470
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811355317.1A Active CN109461468B (en) | 2018-11-14 | 2018-11-14 | Data stability detection method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109461468B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7843758B2 (en) * | 2006-11-21 | 2010-11-30 | Samsung Electronics Co., Ltd. | Multi-chip package flash memory device and method for reading status data therefrom |
| CN103137203A (en) * | 2011-11-21 | 2013-06-05 | 三星电子株式会社 | Nonvolatile memory device, memory system and controller operating method |
| CN106980581A (en) * | 2016-01-18 | 2017-07-25 | 爱思开海力士有限公司 | Memory device and the method for operating it |
| CN109390019A (en) * | 2017-08-14 | 2019-02-26 | 爱思开海力士有限公司 | Storage system and its operating method |
-
2018
- 2018-11-14 CN CN201811355317.1A patent/CN109461468B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7843758B2 (en) * | 2006-11-21 | 2010-11-30 | Samsung Electronics Co., Ltd. | Multi-chip package flash memory device and method for reading status data therefrom |
| CN103137203A (en) * | 2011-11-21 | 2013-06-05 | 三星电子株式会社 | Nonvolatile memory device, memory system and controller operating method |
| CN106980581A (en) * | 2016-01-18 | 2017-07-25 | 爱思开海力士有限公司 | Memory device and the method for operating it |
| CN109390019A (en) * | 2017-08-14 | 2019-02-26 | 爱思开海力士有限公司 | Storage system and its operating method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109461468B (en) | 2021-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10783086B2 (en) | Method and apparatus for increasing a speed of accessing a storage device | |
| CN109726163B (en) | SPI-based communication system, method, equipment and storage medium | |
| EP3377965B1 (en) | Data processing method, device, and system | |
| US8954705B2 (en) | Memory space management method and memory controller and memory storage device and memory storage using the same | |
| US8473672B2 (en) | System and method for storing data using a flexible data format | |
| CN111045593B (en) | Method for reading acceleration, data storage device and controller thereof | |
| WO2012001479A1 (en) | Status indication when a maintenance operation is to be performed at a memory device | |
| US20150235706A1 (en) | Data transmitting method, memory control circuit unit and memory storage apparatus | |
| US8812756B2 (en) | Method of dispatching and transmitting data streams, memory controller and storage apparatus | |
| TWI790456B (en) | Memory addressing methods and associated controller | |
| US8914587B2 (en) | Multi-threaded memory operation using block write interruption after a number or threshold of pages have been written in order to service another request | |
| US9934120B2 (en) | Method and apparatus for updating a system on chip (SOC) image from a host computer system without using DMA | |
| CN110109851A (en) | Electronic system and its operating method with main frame and memory controller | |
| KR20170110810A (en) | Data processing system and operating method thereof | |
| CN108389600B (en) | Data storage device and parameter rewriting method | |
| CN109521970A (en) | A kind of data processing method and relevant device | |
| CN105094742A (en) | Data writing method and device | |
| CN112732170A (en) | Controller and data storage system having the same | |
| CN109461468A (en) | A kind of data stability detection method | |
| CN109388593B (en) | Method for dynamic resource management, memory device and controller of memory device | |
| CN102375698B (en) | Method for assigning and transmitting data strings, memory controller and memory storage device | |
| JP4793798B2 (en) | Microcomputer | |
| CN111371799B (en) | Method, device and equipment for controlling data receiving and transmitting of MCTP (Multi-channel media Port) controller | |
| EP4184334A2 (en) | Storage devices including a controller and methods operating the same | |
| KR101175250B1 (en) | NAND Flash Memory device and controller thereof, Write operation method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |