CN109407058B - Automatic gain control receiving assembly - Google Patents
Automatic gain control receiving assembly Download PDFInfo
- Publication number
- CN109407058B CN109407058B CN201710705902.9A CN201710705902A CN109407058B CN 109407058 B CN109407058 B CN 109407058B CN 201710705902 A CN201710705902 A CN 201710705902A CN 109407058 B CN109407058 B CN 109407058B
- Authority
- CN
- China
- Prior art keywords
- voltage
- input end
- intermediate frequency
- video
- frequency amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
- G01S7/28—Details of pulse systems
- G01S7/285—Receivers
- G01S7/34—Gain of receiver varied automatically during pulse-recurrence period, e.g. anti-clutter gain control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Radar Systems Or Details Thereof (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
The invention discloses an automatic gain control receiving assembly, comprising: intermediate frequency amplifier A (1), voltage-controlled attenuator (2), intermediate frequency amplifier B (3), merit divide ware (4), video amplifier (6), low pass filter (9) and error voltage integrator (10), still include: an amplitude detector (5), a pulse width widening circuit (7) and a peak detector (8). The invention achieves automatic gain control of pulse modulated signal reception, in particular narrow pulse modulated signal reception, by using an amplitude detector (5), a pulse width stretching circuit (7) and a peak detector (8) in an automatic gain control loop.
Description
Technical Field
The present invention relates to a receiving module, and more particularly, to an automatic gain control receiving module.
Background
The automatic gain control is one of the most important functional circuits of a radar receiver, and the main purpose of performing the automatic gain control is to adjust the gain of the receiver according to the strength of a received signal. When receiving weak signals, the receiver has high enough gain to ensure the detection of a long-distance target; when strong signals are received, the gain of the receiver is reduced along with the enhancement of the signals, and the dynamic range of the receiver is improved.
The traditional automatic gain control receiving component comprises an amplifier, an attenuator, an envelope detector, a low-pass filter, an error voltage integrator and the like, can perform normal automatic gain control on a continuous wave receiving signal, but cannot perform normal control on a pulse modulation signal, particularly a narrow pulse modulation signal.
Disclosure of Invention
The invention aims to provide an automatic gain control receiving component, which solves the problem that the traditional automatic gain control receiving component cannot normally control pulse modulation signals, particularly narrow pulse modulation signals.
An automatic gain control receiving component comprising: intermediate frequency amplifier A, voltage-controlled attenuator, intermediate frequency amplifier B, merit divide ware, video amplifier, low pass filter and error voltage integrator, still include: amplitude detector, pulse width widening circuit and peak detector.
The input end of the intermediate frequency amplifier A is the input end of an automatic gain control receiving assembly, the output end of the intermediate frequency amplifier A is connected with the input end of a voltage-controlled attenuator, the output end of the voltage-controlled attenuator is connected with the input end of the intermediate frequency amplifier B, the output end of the intermediate frequency amplifier B is connected with a sum port of a power divider, a first power dividing port of the power divider is the output end of the automatic gain control receiving assembly, a second power dividing port of the power divider is connected with the input end of an amplitude detector, the output end of the amplitude detector is connected with the input end of a video amplifier, the output end of the video amplifier is connected with the input end of a pulse width widening circuit, the output end of the pulse width widening circuit is connected with the input end of a peak detector, the output end of the peak detector is connected with the input end of a low-pass filter, the output end of the low-pass filter is connected with the forward input end of an error voltage integrator, the reverse input end of the error voltage integrator is connected with a reference voltage, and the output end of the error voltage integrator is connected with the control end of the voltage-controlled attenuator.
When the power divider works, a pulse modulation signal enters the automatic gain control receiving assembly from the input end of the intermediate frequency amplifier A, is amplified by the intermediate frequency amplifier A and then is transmitted to the voltage-controlled attenuator for power adjustment, then enters the intermediate frequency amplifier B for further amplification, and finally is transmitted to the power divider and is output through the power dividing port I of the power divider. Meanwhile, the pulse modulation signal output by the power division port II of the power divider enters an amplitude detector for detection, the video pulse obtained by detection enters a video amplifier for amplification, the amplified video pulse enters a pulse width broadening circuit for pulse width broadening, and then enters a peak detector for peak detection. The pulse width widening circuit is used for widening the pulse width of the video pulse so as to improve the detection efficiency of the peak detector; the envelope signal of the video pulse detected by the peak detector enters a low-pass filter for filtering, and unnecessary frequency components are filtered; the low pass filtered video pulse envelope signal enters an error voltage integrator to be compared with a reference voltage. When the voltage of the video pulse envelope signal is higher than the reference voltage, the output voltage of the error voltage integrator is increased, the voltage-controlled attenuator is further controlled to increase attenuation, the gain of the receiving component is reduced until the voltage of the video pulse envelope signal is equal to the reference voltage, and the gain of the receiving component is kept unchanged; when the voltage of the video pulse envelope signal is lower than the reference voltage, the output voltage of the error voltage integrator is reduced, and the voltage-controlled attenuator is controlled to reduce attenuation and increase the gain of the receiving component. Likewise, the receive block gain remains unchanged until the voltage of the video pulse envelope signal and the reference voltage are equal. The power of an output signal when the receiving component outputs in a stable amplitude mode can be adjusted by changing the reference voltage.
The invention realizes the automatic gain control of the pulse modulation signal reception, especially the narrow pulse modulation signal reception by using an amplitude detector, a pulse width broadening circuit and a peak detector in an automatic gain control loop.
Drawings
Fig. 1 is a schematic diagram of an automatic gain control receiving module.
1. The system comprises an intermediate frequency amplifier A2, a voltage-controlled attenuator 3, an intermediate frequency amplifier B4, a power divider 5, an amplitude detector 6, a video amplifier 7, a pulse width broadening circuit 8, a peak detector 9, a low-pass filter 10 and an error voltage integrator.
Detailed Description
An automatic gain control receiving component comprising: intermediate frequency amplifier A1, voltage-controlled attenuator 2, intermediate frequency amplifier B3, merit divide 4, video amplifier 6, low pass filter 9 and error voltage integrator 10, its characterized in that still includes: an amplitude detector 5, a pulse width widening circuit 7 and a peak detector 8.
The input end of the intermediate frequency amplifier A1 is the input end of an automatic gain control receiving component, the output end of the intermediate frequency amplifier A1 is connected with the input end of a voltage-controlled attenuator 2, the output end of the voltage-controlled attenuator 2 is connected with the input end of an intermediate frequency amplifier B3, the output end of the intermediate frequency amplifier B3 is connected with a sum port of a power divider 4, a first power dividing port of the power divider 4 is the output end of the automatic gain control receiving component, a second power dividing port of the power divider 4 is connected with the input end of an amplitude detector 5, the output end of the amplitude detector 5 is connected with the input end of a video amplifier 6, the output end of the video amplifier 6 is connected with the input end of a pulse width widening circuit 7, the output end of the pulse width widening circuit 7 is connected with the input end of a peak detector 8, the output end of the peak detector 8 is connected with the input end of a low-pass filter 9, the output end of the low-pass filter 9 is connected with the forward input end of an error voltage integrator 10, the reverse input end of the error voltage integrator 10 is connected with a reference voltage, and the output end of the error voltage integrator 10 is connected with the control end of the voltage-controlled attenuator 2.
When the power divider works, a pulse modulation signal enters the automatic gain control receiving assembly from the input end of the intermediate frequency amplifier A1, is amplified by the intermediate frequency amplifier A1 and then is transmitted to the voltage-controlled attenuator for power adjustment, then enters the intermediate frequency amplifier B3 for further amplification, and finally is transmitted to the power divider 4 and is output through the power dividing port I of the power divider 4. Meanwhile, the pulse modulation signal output by the power division port two of the power divider 4 enters the amplitude detector 5 for detection, the video pulse obtained by detection enters the video amplifier 6 for amplification, the amplified video pulse enters the pulse width broadening circuit 7 for pulse width broadening, and then enters the peak detector 8 for peak detection. The pulse width widening circuit 7 is used for widening the pulse width of the video pulse so as to improve the detection efficiency of the peak detector 8; envelope signals of the video pulses detected by the peak detector 8 enter a low-pass filter 9 for filtering, and unnecessary frequency components are filtered; the low pass filtered video pulse envelope signal enters the error voltage integrator 10 to be compared with a reference voltage. When the voltage of the video pulse envelope signal is higher than the reference voltage, the output voltage of the error voltage integrator 10 is increased, and then the voltage-controlled attenuator 2 is controlled to increase attenuation and reduce the gain of the receiving component until the voltage of the video pulse envelope signal is equal to the reference voltage, and the gain of the receiving component is kept unchanged; when the voltage of the video pulse envelope signal is lower than the reference voltage, the output voltage of the error voltage integrator 10 is decreased, and the voltage-controlled attenuator 2 is controlled to decrease the attenuation and increase the gain of the receiving component. Likewise, the receive block gain remains unchanged until the voltage of the video pulse envelope signal and the reference voltage are equal. The power of an output signal when the receiving component outputs in a stable amplitude mode can be adjusted by changing the reference voltage.
Claims (2)
1. An automatic gain control receiving component comprising: intermediate frequency amplifier A (1), voltage-controlled attenuator (2), intermediate frequency amplifier B (3), merit divide ware (4), video amplifier (6), low pass filter (9) and error voltage integrator (10), its characterized in that still includes: an amplitude detector (5), a pulse width widening circuit (7) and a peak value detector (8);
the input end of an intermediate frequency amplifier A (1) is the input end of an automatic gain control receiving component, the output end of the intermediate frequency amplifier A (1) is connected with the input end of a voltage-controlled attenuator (2), the output end of the voltage-controlled attenuator (2) is connected with the input end of an intermediate frequency amplifier B (3), the output end of the intermediate frequency amplifier B (3) is connected with a sum port of a power divider (4), a first power dividing port of the power divider (4) is the output end of the automatic gain control receiving component, a second power dividing port of the power divider (4) is connected with the input end of an amplitude detector (5), the output end of the amplitude detector (5) is connected with the input end of a video amplifier (6), the output end of the video amplifier (6) is connected with the input end of a pulse width widening circuit (7), the output end of the pulse width widening circuit (7) is connected with the input end of a peak detector (8), the output end of the peak detector (8) is connected with the input end of a low-pass filter (9), the output end of the low-pass filter (9) is connected with the forward input end of an error voltage integrator (10), the reverse input end of the error voltage integrator (10) is connected with a reference voltage, and the output end of the error voltage integrator (10) is connected with the control end of the voltage attenuator (2);
when the receiving component works, a pulse modulation signal enters the automatic gain control receiving component from the input end of the intermediate frequency amplifier A (1), is amplified by the intermediate frequency amplifier A (1), is transmitted to the voltage-controlled attenuator for power adjustment, then enters the intermediate frequency amplifier B (3) for further amplification, is finally transmitted to the power divider (4), and is output through the power dividing port I of the power divider (4); meanwhile, a pulse modulation signal output by a power division port II of the power divider (4) enters an amplitude detector (5) for detection, a video pulse obtained by detection enters a video amplifier (6) for amplification, the amplified video pulse enters a pulse width widening circuit (7) for pulse width widening, and then enters a peak detector (8) for peak detection; the pulse width widening circuit (7) is used for widening the pulse width of the video pulse so as to improve the detection efficiency of the peak value detector (8); envelope signals of the video pulses detected by the peak value detector (8) enter a low-pass filter (9) for filtering, and unnecessary frequency components are filtered; the low-pass filtered video pulse envelope signal enters an error voltage integrator (10) to be compared with a reference voltage; the output voltage of the error voltage integrator (10) is controlled, so that the attenuation of the voltage-controlled attenuator (2) and the gain of a receiving component are controlled; the power of an output signal when the receiving component outputs in a stable amplitude mode can be adjusted by changing the reference voltage.
2. The agc receiver as claimed in claim 1, wherein when the voltage of the vcp signal is higher than the reference voltage, the output voltage of the error voltage integrator (10) is increased, thereby controlling the voltage controlled attenuator (2) to increase the attenuation and decrease the gain of the receiver until the voltage of the vcp signal is equal to the reference voltage, and the gain of the receiver is kept constant; when the voltage of the video pulse envelope signal is lower than the reference voltage, the output voltage of the error voltage integrator (10) is reduced, and then the voltage-controlled attenuator (2) is controlled to reduce attenuation and increase the gain of a receiving component; the receive block gain remains unchanged until the voltage of the video pulse envelope signal and the reference voltage are equal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710705902.9A CN109407058B (en) | 2017-08-17 | 2017-08-17 | Automatic gain control receiving assembly |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710705902.9A CN109407058B (en) | 2017-08-17 | 2017-08-17 | Automatic gain control receiving assembly |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109407058A CN109407058A (en) | 2019-03-01 |
| CN109407058B true CN109407058B (en) | 2023-02-28 |
Family
ID=65454820
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710705902.9A Active CN109407058B (en) | 2017-08-17 | 2017-08-17 | Automatic gain control receiving assembly |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109407058B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114415124B (en) * | 2022-03-29 | 2022-07-08 | 深圳芯盛思技术有限公司 | Intermediate frequency signal automatic gain control method and device based on upper and lower threshold values |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2009035723A1 (en) * | 2007-09-11 | 2009-03-19 | Rf Controls, Llc | Radio frequency signal acquisition and source location system |
| CN103825589B (en) * | 2014-01-21 | 2016-03-16 | 中国电子科技集团公司第四十一研究所 | A kind of binary channels exports microwave signal source controlling of amplitude device |
| CN104092471B (en) * | 2014-07-04 | 2016-04-20 | 三维通信股份有限公司 | A kind of high dynamically high-gain broadband receiver |
| CN104242970B (en) * | 2014-08-29 | 2016-04-06 | 苏州芸芮懿电子科技有限公司 | A kind of multichannel medium-frequency pulse automatic gain attenuation control circuit |
| CN104767527B (en) * | 2015-04-22 | 2018-06-19 | 上海创远仪器技术股份有限公司 | Improve the circuit of analog-to-digital conversion dynamic range |
| CN106160762B (en) * | 2016-06-28 | 2021-03-12 | 中国科学院微电子研究所 | Automatic gain control system and method for broadband receiver and broadband receiver |
| CN106200751B (en) * | 2016-08-15 | 2018-02-16 | 中国电子科技集团公司第四十一研究所 | A kind of intermediate-freuqncy signal Power auto-adjustment circuit and method |
| CN106559055B (en) * | 2016-11-15 | 2019-02-26 | 中国电子科技集团公司第四十一研究所 | A kind of automatic gain control circuit and method for continuous wave and pulse-modulated signal compatible in Modulation domain analyzer |
-
2017
- 2017-08-17 CN CN201710705902.9A patent/CN109407058B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN109407058A (en) | 2019-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107809258B (en) | Automatic gain control method and circuit of wireless communication receiver | |
| CN102624407B (en) | Radio-frequency emission front-end circuit with automatic gain control | |
| CN106571787B (en) | A kind of numerical model analysis automatic gain control amplifier | |
| US11546192B2 (en) | Receiver circuits with blocker attenuating rf filter | |
| US20050233714A1 (en) | Variable gain amplifier for use in communications | |
| US9112463B2 (en) | Pulsed dynamic load modulation power amplifier circuit | |
| CN107276548A (en) | A kind of NEXT series of products CMOS automatic gain control circuits | |
| CN114204949B (en) | Large dynamic quick digital AGC control method | |
| CN104092471B (en) | A kind of high dynamically high-gain broadband receiver | |
| US20210234736A1 (en) | Receiver circuits with blocker attenuating mixer | |
| CN103427858B (en) | Automatic gain control equipment and method, radiofrequency receiving chip and radio-frequency transmitter | |
| CN107147368B (en) | Gain adjusting method and device for gain amplifier | |
| CN105227144A (en) | A kind of over-excitation protection circuit of solid-state power amplifier and its implementation | |
| CN109407058B (en) | Automatic gain control receiving assembly | |
| CN110048738B (en) | Saturation detection circuit and wireless transceiver based on automatic gain management | |
| CN203522662U (en) | Mixed-control device for gain of short-wave receiver | |
| CN210469240U (en) | High-stability forward automatic gain control circuit | |
| CN102694556B (en) | Second local oscillator circuit of ultra short wave receiver with low-power consumption and high phase noise index | |
| CN111049487A (en) | Automatic gain control circuit and control method | |
| CN102255608A (en) | Automatic gain regulating circuit with large dynamic range | |
| CN114499561A (en) | Wireless communication receiver and automatic gain control device and control method thereof | |
| CN104242970A (en) | Automatic gain reduction control circuit for multi-channel intermediate-frequency pulses | |
| CN110011678B (en) | Automatic gain control system and method suitable for superheterodyne receiver of abrupt channel | |
| CN203368453U (en) | Automatic gain control device, radio frequency receiver chip and radio frequency receiver | |
| KR101660708B1 (en) | Automatic level compensating circuit with adjustable output change |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |