CN109360142A - A kind of multichannel images outputting control method based on ZYNQ - Google Patents
A kind of multichannel images outputting control method based on ZYNQ Download PDFInfo
- Publication number
- CN109360142A CN109360142A CN201811076535.1A CN201811076535A CN109360142A CN 109360142 A CN109360142 A CN 109360142A CN 201811076535 A CN201811076535 A CN 201811076535A CN 109360142 A CN109360142 A CN 109360142A
- Authority
- CN
- China
- Prior art keywords
- channel
- memory
- memory headroom
- interface channel
- graph data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/0007—Image acquisition
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/60—Memory management
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Digital Computer Display Output (AREA)
Abstract
The multichannel images outputting control method based on ZYNQ that the invention discloses a kind of, divides the memory of the side PL, the corresponding one piece of channel memory headroom in each interface channel；Each channel memory headroom is divided and stored according to memory headroom size needed for the graph data to be shown of each interface channel；The storage state and storage content for counting each channel memory headroom, establish memory index information；The graph data to be shown being stored in the memory headroom of the side PL is output to corresponding channel, completes the graphical display in the channel by the graphical display message issued according to computer.Technical solution of the present invention is directed to and is unable to control the case where each channel individually exports different graphic data at present, it is divided by the side the PL DDR memory to ZYNQ, and it is mapped with the side AMR DDR memory, multiplexer channel may be implemented and independently export different graph datas.
Description
Technical field
The invention belongs to display panel test technology fields, and in particular to a kind of multichannel images outputting control based on ZYNQ
Method processed.
Background technique
Pattern generator (Pattern Generator) is BMP, and the picture or video file of the types such as JPEG are according to aobvious
Show that the device for the format progress data output that panel (Panel) is required, the interface type of display panel have LVDS, MIPI, eDP,
TTL, VBYONE etc..According to the model difference of display panel, transport protocol required for graphical data transmission has been carried out also
It is different.
Wherein, for the pattern generator (Pattern Generator) of the ZYNQ SoC chip exploitation based on Xilinx
For, after muti-piece display panel (panel) is linked into the output interface of pattern generator simultaneously, inside pattern generator
VDMA export from channel after copy duplication according to output interface number of active lanes, the graph data in DDR, and each channel is defeated
Image information out is same content.
However, in the requirement of display panel test technology, it is sometimes desirable to which each channel exports different graphic data.Way at present
It is that each channel is successively individually tested, cannot accomplishes every channel independence output pattern data, realizes multi-channel parallel test.
Summary of the invention
Aiming at the above defects or improvement requirements of the prior art, the present invention provides one kind to be based on ZYNQ slightly multichannel figure
Shape output control method at least can partially solve the above problems.Technical solution of the present invention is each logical for being unable to control at present
Road individually exports the case where different graphic data, is divided by the side the PL DDR memory to ZYNQ, and by itself and the side AMR DDR
Memory is mapped, and multiplexer channel may be implemented and independently export different graph datas.
To achieve the above object, according to one aspect of the present invention, it is defeated to provide a kind of multichannel figure based on ZYNQ
Discharge control method, which is characterized in that including,
S1 divides the memory of the side PL according to the interface channel number of pattern generator, and each interface channel is corresponding
One piece of channel memory headroom；
S2 memory headroom size according to needed for the graph data to be shown of each interface channel is empty to each channel memory
Between divided, and by graphics data saving to be shown in corresponding position；
S3 counts the storage state and storage content of each channel memory headroom, establishes memory index information；
The graphical display message that S4 is issued according to computer will be stored in the graph data to be shown in the memory headroom of the side PL
It is output to corresponding channel, completes the graphical display in the channel.
One as technical solution of the present invention is preferred, and in step S1, the memory of the side PL can be according to interface channel number
Average or unequal division.
One as technical solution of the present invention is preferred, includes in step S2,
S21 calculates the graph data size to be shown of each interface channel；
S22 is marked off in corresponding channel memory headroom according to the graph data size to be shown of each interface channel
Required memory space；
The graphics data saving to be shown of each interface channel is marked off deposit into corresponding channel memory headroom by S23
It stores up in space.
One as technical solution of the present invention is preferred, and memory index information includes the occupancy of each channel memory headroom
Rate.
Preferably as one of technical solution of the present invention, graphical display message includes, the interface channel of graphical display and
The interface channel needs graph data to be shown.
According to one aspect of the present invention, a kind of multichannel images outputting control system based on ZYNQ is provided, it is special
Sign is, including,
Division module divides the memory of the side PL, Mei Gejie for the interface channel number according to pattern generator
The corresponding one piece of channel memory headroom in mouth channel；
Memory module, for memory headroom size needed for the graph data to be shown according to each interface channel to each
Channel memory headroom is divided, and by graphics data saving to be shown in corresponding position；
Index module establishes memory index letter for counting the storage state and storage content of each channel memory headroom
Breath；
Transmission module, the graphical display message for being issued according to computer, by be stored in the memory headroom of the side PL to
Display graph data is output to corresponding channel, completes the graphical display in the channel.
Preferably as one of technical solution of the present invention, memory module includes,
Content statistics module, for calculating the graph data size to be shown of each interface channel；
Space partitioning module, for the graph data size to be shown according to each interface channel, in corresponding channel
It deposits and marks off required memory space in space；
Content storage module, for by the graphics data saving to be shown of each interface channel to corresponding channel memory headroom
In mark off come memory space in.
Preferably as one of technical solution of the present invention, graphical display message includes, the interface channel of graphical display and
The interface channel needs graph data to be shown.
According to one aspect of the present invention, a kind of storage equipment is provided, wherein being stored with a plurality of instruction, described instruction is suitable
For being loaded by processor and being executed:
S1 divides the memory of the side PL according to the interface channel number of pattern generator, and each interface channel is corresponding
One piece of channel memory headroom；
S2 memory headroom size according to needed for the graph data to be shown of each interface channel is empty to each channel memory
Between divided, and by graphics data saving to be shown in corresponding position；
S3 counts the storage state and storage content of each channel memory headroom, establishes memory index information；
The graphical display message that S4 is issued according to computer will be stored in the graph data to be shown in the memory headroom of the side PL
It is output to corresponding channel, completes the graphical display in the channel.
According to one aspect of the present invention, a kind of terminal, including processor are provided, each instruction is adapted for carrying out；And it deposits
Equipment is stored up, is suitable for storing a plurality of instruction, described instruction is suitable for being loaded and being executed by processor:
S1 divides the memory of the side PL according to the interface channel number of pattern generator, and each interface channel is corresponding
One piece of channel memory headroom；
S2 memory headroom size according to needed for the graph data to be shown of each interface channel is empty to each channel memory
Between divided, and by graphics data saving to be shown in corresponding position；
S3 counts the storage state and storage content of each channel memory headroom, establishes memory index information；
The graphical display message that S4 is issued according to computer will be stored in the graph data to be shown in the memory headroom of the side PL
It is output to corresponding channel, completes the graphical display in the channel.
In general, through the invention it is contemplated above technical scheme is compared with the prior art, have below beneficial to effect
Fruit:
1) technical solution of the present invention, when for display panel multiple channel test, each channel is only able to display identical content,
Cannot each channel the problem of showing different images, be associated with using by output channel is corresponding with memory (such as DDR) foundation of the side PL
The mode of relationship is carrying out multiple channel test to display panel to realize so that the content that each channel is shown is mutually indepedent
When, each channel can individually show corresponding content.
2) technical solution of the present invention, it is according to the number of TCH test channel that the memory of the side PL (Programmable Logic) is empty
Between be divided into several channel memory headrooms, each channel needs content to be shown to be pre-stored in corresponding channel memory headroom,
When display, each channel, which is taken out according to idsplay order from channel memory headroom, needs graphical content to be shown to be presented, thus
The content that each channel is shown when further ensuring panel multiple channel test can not interfere with each other.
3) technical solution of the present invention, for the memory headroom of the side PL, in addition to being divided into several according to number of active lanes
Except the memory headroom of channel, further according to each channel need content to be shown to the corresponding channel memory headroom in the channel into
It has gone division, under the premise of guaranteeing that memory space is made rational planning for, has generated memory index information, in the figure for receiving computer and issuing
When shape explicit message, corresponding image content can be quickly found, while facilitating memory management, is also improved logical
Road reading speed.
Detailed description of the invention
Fig. 1 is the hardware block diagram of the embodiment of technical solution of the present invention；
Fig. 2 is the software processing flow figure of the embodiment of technical solution of the present invention.
Specific embodiment
In order to make the objectives, technical solutions, and advantages of the present invention clearer, with reference to the accompanying drawings and embodiments, right
The present invention is further elaborated.It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, and
It is not used in the restriction present invention.As long as in addition, technical characteristic involved in the various embodiments of the present invention described below
Not constituting a conflict with each other can be combined with each other.The present invention is described in more detail With reference to embodiment.
For the multichannel graph data independent control of the pattern generator of the ZYNQ SoC chip exploitation based on Xilinx
The problem of output, provides a kind of side of multiplexer channel independent control graph data output in the embodiment of technical solution of the present invention
Method, the interface channel number that this method is supported according to equipment, (such as to the memory of side PL (Programmable Logic) of ZYNQ
DDR it) is divided, for storing the graph data in each channel；CDMA is according to interface channel configuration information, the side ARM DDR's
Graph data is transported to the DDR in the side corresponding interface channel PL (Programmable Logic), is then output to by VDMA aobvious
Show on panel.This method may be implemented multiplexer channel and independently export different graph datas, reach the requirement of multidiameter delay test,
TT (Tick Time) time tested every time is reduced, production efficiency is improved.
Specifically, include the following steps: in the present embodiment
Step 1, PC and graphic generator (Pattern Generator) are established using cable by connection, user configuration
Display panel (panel) configuration information graphic generator (Pattern Generator), graphic hotsopt are issued to by cable
The CONFIG module of device (Pattern Generator) parses the configuration information that PC is issued, and obtains display panel
(panel) timing relevant information；Step 2, computer profile is parsed, obtains the timing information of display panel
Afterwards, the transport protocol of graph data to be shown is further determined according to panel timing information.Specifically, for different classes of
Display panel, used graphics transport agreement are different, it is therefore desirable to especially be selected it.The figure of input is believed
Breath needs to be packaged in a particular format, could obtain correctly display.In the present embodiment, CONFIG module is according to timing
Information configures the display graph data encapsulation format (or transformat) of current Graphics generator, in the present embodiment preferably
Using MIPI transport protocol, VDMA and CDMA is initialized；
Step 3, according to the interface number of pattern generator, logical partitioning is carried out to the side PL DDR, each channel divides one piece
The space DDR obtains the initial address of every piece of memory, establishes channel number and every piece of DDR initial address corresponding relationship.Each interface is logical
Road corresponds to one piece of channel memory headroom.Further, according to the display demand of each interface channel, the DDR of the side PL can be according to
The data of interface channel evenly distribute, can also be with uneven distribution.
Step 4, according to the timing information of display panel (panel), it is empty to calculate DDR needed for needing to show BMP figure
Between, the space DDR in each channel is divided again according to the size of BMP.Specifically, it is exactly interface according to display panel
Channel shows demand (such as each channel shows how many graph data, display duration etc.), and each channel can show multiple figures,
Graph data to be shown is needed to be stored in the channel memory headroom corresponding to it in advance this interface channel before display.Due to
The space DDR in each channel is bigger, in order to more reasonably utilize memory headroom, in the present embodiment further to the space DDR into
It has gone division, has needed BMP figure to be shown preferably to store.
In addition, having also set up the index information of memory headroom in the present embodiment.It is including each channel memory headroom
It is no occupied, size of occupancy etc..When carrying out graphical display, it is known that current that block DDR is being used, which
DDR is idle；
Step 5, PC upper layer software (applications) issues the message of graphical display, which includes needing number of active lanes to be shown, corresponding
Channel number, the BMP file name (filename used when i.e. graphics data saving is into DDR) that each channel is shown.Also
It is to say, suffers due to needing graph data to be shown to be all stored to corresponding channel memory headroom in advance, only needed in message commands
Which figure in which channel pointed out to need to show.
Step 6, the file name of BMP is obtained according to step 5, corresponding graphic data file is found in the DDR of the side PL,
Simultaneously according to channel number, starts corresponding VDMA, the graph data of PL DDR is output to the MIPI IP of corresponding channel, thus
Complete the graphical display in the channel.Further, if there is multiple explicit messages, then each message is successively executed, until display
Terminate.
As it will be easily appreciated by one skilled in the art that the foregoing is merely illustrative of the preferred embodiments of the present invention, not to
The limitation present invention, any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention should all include
Within protection scope of the present invention.
Claims (10)
1. a kind of multichannel images outputting control method based on ZYNQ, which is characterized in that including,
S1 divides the memory of the side PL according to the interface channel number of pattern generator, and each interface channel is one piece corresponding
Channel memory headroom；
S2 memory headroom size according to needed for the graph data to be shown of each interface channel carries out each channel memory headroom
It divides, and by graphics data saving to be shown in corresponding position；
S3 counts the storage state and storage content of each channel memory headroom, establishes memory index information；
The graphical display message that S4 is issued according to computer exports the graph data to be shown being stored in the memory headroom of the side PL
To corresponding channel, the graphical display in the channel is completed.
2. a kind of multichannel images outputting control method based on ZYNQ according to claim 1, wherein in step S1,
The memory of the side PL can the average or unequal division according to interface channel number.
3. a kind of multichannel images outputting control method based on ZYNQ according to claim 1 or 2, wherein step S2
In include,
S21 calculates the graph data size to be shown of each interface channel；
S22 is marked off required according to the graph data size to be shown of each interface channel in corresponding channel memory headroom
Memory space；
It is empty that the graphics data saving to be shown of each interface channel is marked off the storage come by S23 into corresponding channel memory headroom
In.
4. described in any item a kind of multichannel images outputting control methods based on ZYNQ according to claim 1~3, wherein
The memory index information includes the occupancy of each channel memory headroom.
5. a kind of multichannel images outputting control method based on ZYNQ according to any one of claims 1 to 4, wherein
The graphical display message includes that the interface channel of graphical display and the interface channel need graph data to be shown.
6. a kind of multichannel images outputting control system based on ZYNQ, which is characterized in that including,
Division module divides the memory of the side PL for the interface channel number according to pattern generator, and each interface is logical
Road corresponds to one piece of channel memory headroom；
Memory module, for memory headroom size needed for the graph data to be shown according to each interface channel to each channel
Memory headroom is divided, and by graphics data saving to be shown in corresponding position；
Index module establishes memory index information for counting the storage state and storage content of each channel memory headroom；
Transmission module, the graphical display message for being issued according to computer are to be shown in the memory headroom of the side PL by being stored in
Graph data is output to corresponding channel, completes the graphical display in the channel.
7. a kind of multichannel images outputting control system based on ZYNQ according to claim 6, wherein the storage mould
Block includes,
Content statistics module, for calculating the graph data size to be shown of each interface channel；
Space partitioning module, it is empty in corresponding channel memory for the graph data size to be shown according to each interface channel
Between in mark off required memory space；
Content storage module, for drawing the graphics data saving to be shown of each interface channel into corresponding channel memory headroom
In the memory space branched away.
8. a kind of multichannel images outputting control system based on ZYNQ according to claim 6 or 7, wherein the figure
Shape explicit message includes that the interface channel of graphical display and the interface channel need graph data to be shown.
9. a kind of storage equipment, wherein being stored with a plurality of instruction, described instruction is suitable for being loaded and being executed by processor:
S1 divides the memory of the side PL according to the interface channel number of pattern generator, and each interface channel is one piece corresponding
Channel memory headroom；
S2 memory headroom size according to needed for the graph data to be shown of each interface channel to each channel memory headroom into
Row divides, and by graphics data saving to be shown in corresponding position；
S3 counts the storage state and storage content of each channel memory headroom, establishes memory index information；
The graphical display message that S4 is issued according to computer exports the graph data to be shown being stored in the memory headroom of the side PL
To corresponding channel, the graphical display in the channel is completed.
10. a kind of terminal, including processor are adapted for carrying out each instruction；And storage equipment, it is suitable for storing a plurality of instruction, it is described
Instruction is suitable for being loaded and being executed by processor:
S1 divides the memory of the side PL according to the interface channel number of pattern generator, and each interface channel is one piece corresponding
Channel memory headroom；
S2 memory headroom size according to needed for the graph data to be shown of each interface channel to each channel memory headroom into
Row divides, and by graphics data saving to be shown in corresponding position；
S3 counts the storage state and storage content of each channel memory headroom, establishes memory index information；
The graphical display message that S4 is issued according to computer exports the graph data to be shown being stored in the memory headroom of the side PL
To corresponding channel, the graphical display in the channel is completed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811076535.1A CN109360142B (en) | 2018-09-14 | 2018-09-14 | Multi-channel graphic output control method based on ZYNQ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811076535.1A CN109360142B (en) | 2018-09-14 | 2018-09-14 | Multi-channel graphic output control method based on ZYNQ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109360142A true CN109360142A (en) | 2019-02-19 |
| CN109360142B CN109360142B (en) | 2022-12-23 |
Family
ID=65350819
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811076535.1A Active CN109360142B (en) | 2018-09-14 | 2018-09-14 | Multi-channel graphic output control method based on ZYNQ |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109360142B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113391859A (en) * | 2021-08-17 | 2021-09-14 | 杭州加速科技有限公司 | Loading method, loading system and testing machine for improving loading performance of Pattern file |
| CN113641435A (en) * | 2021-08-11 | 2021-11-12 | 深圳市维辰思科技有限公司 | Multichannel graphic output equipment based on computer control |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0643805A (en) * | 1992-02-13 | 1994-02-18 | Nissan Motor Co Ltd | Running guide device for vehicle |
| JP3055597U (en) * | 1998-07-06 | 1999-01-22 | 株式会社ダイショウ | Drawing expansion type search device |
| CN102253898A (en) * | 2011-07-22 | 2011-11-23 | 杭州海康威视数字技术股份有限公司 | Memory management method and memory management device of image data |
| CN108228127A (en) * | 2018-01-09 | 2018-06-29 | 武汉精测电子集团股份有限公司 | For generating the device of SPI interface figure signal and figure signal generator |
-
2018
- 2018-09-14 CN CN201811076535.1A patent/CN109360142B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0643805A (en) * | 1992-02-13 | 1994-02-18 | Nissan Motor Co Ltd | Running guide device for vehicle |
| JP3055597U (en) * | 1998-07-06 | 1999-01-22 | 株式会社ダイショウ | Drawing expansion type search device |
| CN102253898A (en) * | 2011-07-22 | 2011-11-23 | 杭州海康威视数字技术股份有限公司 | Memory management method and memory management device of image data |
| CN108228127A (en) * | 2018-01-09 | 2018-06-29 | 武汉精测电子集团股份有限公司 | For generating the device of SPI interface figure signal and figure signal generator |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113641435A (en) * | 2021-08-11 | 2021-11-12 | 深圳市维辰思科技有限公司 | Multichannel graphic output equipment based on computer control |
| CN113641435B (en) * | 2021-08-11 | 2023-08-18 | 深圳市维辰思科技有限公司 | Multichannel graphic output device based on computer control |
| CN113391859A (en) * | 2021-08-17 | 2021-09-14 | 杭州加速科技有限公司 | Loading method, loading system and testing machine for improving loading performance of Pattern file |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109360142B (en) | 2022-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108449566B (en) | Video frame rate compensation by adjusting vertical blanking | |
| CN103021378B (en) | A kind of device for multi-screen mosaic display and method | |
| CN101404151B (en) | Multi-screen splicing apparatus and method | |
| CN103853512B (en) | A kind of method and electronic equipment for realizing split screen | |
| CN104145242A (en) | Cable with fade and hot plug features | |
| CN107172368A (en) | Many video source splicing display methods and processing unit and application, PLD | |
| CN103597818A (en) | System and method for dynamically configuring a serial data link in a display device | |
| CN106537868A (en) | System for dynamic audio visual capabilities exchange | |
| CN103618869B (en) | Many picture video joining methods and device | |
| CN116935814A (en) | Variable pixel rate display interface | |
| WO2019210022A1 (en) | Low-power states in a multi-protocol tunneling environment | |
| CN103327281B (en) | A kind of format conversion method and format conversion circuit | |
| CN109408468A (en) | Document handling method and device calculate equipment and storage medium | |
| CN109360142A (en) | A kind of multichannel images outputting control method based on ZYNQ | |
| CN103942023B (en) | Display processing method and terminal | |
| CN102036038A (en) | Multi-channel OSD video superposition controller | |
| CN106470355A (en) | The method that MPEG TS is sent and received on thunder and lightning cable | |
| CN104811752A (en) | Multi-screen synchronization method and playing system for the same local area network | |
| CN112382224A (en) | Aging test method and system for module | |
| CN207458549U (en) | LED information display system | |
| CN112585668A (en) | Deconcentrator, LED display system, display screen configuration method and device | |
| CN109343954A (en) | Electronic device works method and system | |
| CN109377930A (en) | A kind of method and device based on FPGA distribution image video signal amount | |
| CN102902648B (en) | Direct memory access (DMA)-based general purpose input output (GPIO) module capable of refreshing light-emitting diode (LED) display screen | |
| CN110460746B (en) | System and method for an asymmetric image divider with line marking memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |