CN109324752B - System, medium, and method for controlling dirty page generation - Google Patents

System, medium, and method for controlling dirty page generation Download PDF

Info

Publication number
CN109324752B
CN109324752B CN201710637878.XA CN201710637878A CN109324752B CN 109324752 B CN109324752 B CN 109324752B CN 201710637878 A CN201710637878 A CN 201710637878A CN 109324752 B CN109324752 B CN 109324752B
Authority
CN
China
Prior art keywords
generated
dirty pages
support device
dirty
actual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710637878.XA
Other languages
Chinese (zh)
Other versions
CN109324752A (en
Inventor
吕烁
王文俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EMC Corp
Original Assignee
EMC IP Holding Co LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by EMC IP Holding Co LLC filed Critical EMC IP Holding Co LLC
Priority to CN201710637878.XA priority Critical patent/CN109324752B/en
Priority to US16/007,240 priority patent/US10795822B2/en
Publication of CN109324752A publication Critical patent/CN109324752A/en
Application granted granted Critical
Publication of CN109324752B publication Critical patent/CN109324752B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656Data buffering arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/81Threshold
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/21Employing a record carrier using a specific recording technology
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/28Using a specific disk cache architecture
    • G06F2212/281Single cache
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60Details of cache memory
    • G06F2212/603Details of cache memory of operating mode, e.g. cache mode or local memory mode

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Debugging And Monitoring (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Stored Programmes (AREA)

Abstract

A method, computer program product, and computer system for determining, by a computing device, a number of dirty pages that can be generated for each process on a support device. It may be determined whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for the actual dirty pages that are currently generated on the support device for each process. A variable amount of time to sleep may be determined. Sleep may be performed for a variable amount of time, wherein the generation of additional dirty pages is suspended.

Description

System, medium, and method for controlling dirty page generation
Technical Field
The present disclosure relates to the field of data storage, and more particularly, to negative feedback cache data flushing in a primary storage system.
Background
"write-back" may generally be described as the process of writing dirty pages back to persistent storage, allowing those pages to be reclaimed for other uses. When the I/O pressure is too great, techniques to remedy that pressure may be implemented.
Disclosure of Invention
In one example implementation, a method performed by one or more computing devices may include, but is not limited to: the method includes determining, by a computing device, a number of dirty pages that can be generated on a support device for each process. It may be determined whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for the actual dirty pages that are currently generated on the support device for each process. A variable amount of time to sleep may be determined. Sleep may be performed for a variable amount of time, wherein the generation of additional dirty pages is suspended.
One or more of the following example features may be included. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated for the process on the support device may include: a comparison of the actual dirty pages currently being generated for each process on the support device relative to a threshold set point is identified. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated on the support device for each process may further include: a comparison of the actual dirty pages currently being generated for each process relative to the dirty page hard limits on the support device is identified. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated on the support device for each process may further include: the global ratio is determined based at least in part on a comparison of the actual dirty pages currently being generated for each process relative to a threshold set point and a comparison of the actual dirty pages currently being generated for each process relative to a dirty page hard limit. The global ratio may be adjusted upward if the support device exceeds the corresponding dirty page share, and the global ratio may be adjusted downward if the support device is below the corresponding dirty page share. A variable amount of time to sleep may be dynamically determined. The variable amount of time to sleep may be determined based at least in part on the write back bandwidth capability of the support device and a dynamic leveling of the number of dirty pages that can be generated for each process.
In another example implementation, a computing system may include one or more processors and one or more memories configured to perform operations, which may include, but is not limited to, determining a number of dirty pages that can be generated for each process on a support device. It may be determined whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for the actual dirty pages that are currently generated on the support device for each process. A variable amount of time to sleep may be determined. Sleep may be performed for a variable amount of time, wherein the generation of additional dirty pages is suspended.
One or more of the following example features may be included. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated for the process on the support device may include: a comparison of the actual dirty pages currently being generated for each process on the support device relative to a threshold set point is identified. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated on the support device for each process may further include: a comparison of the actual dirty pages currently being generated for each process relative to the dirty page hard limits on the support device is identified. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated on the support device for each process may further include: the global ratio is determined based at least in part on a comparison of the actual dirty pages currently being generated for each process relative to a threshold set point and a comparison of the actual dirty pages currently being generated for each process relative to a dirty page hard limit. The global ratio may be adjusted upward if the support device exceeds the corresponding dirty page share, and the global ratio may be adjusted downward if the support device is below the corresponding dirty page share. A variable amount of time to sleep may be dynamically determined. The variable amount of time to sleep may be determined based at least in part on the write back bandwidth capability of the support device and a dynamic leveling of the number of dirty pages that can be generated for each process.
In another example implementation, a computer program product may reside on a computer-readable storage medium having stored thereon a plurality of instructions that, when executed across one or more processors, may cause at least a portion of the one or more processors to perform operations, which may include, but are not limited to, determining a number of dirty pages that can be generated on a support device for each process. It may be determined whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for the actual dirty pages that are currently generated on the support device for each process. A variable amount of time to sleep may be determined. Sleep may be performed for a variable amount of time, wherein the generation of additional dirty pages is suspended.
One or more of the following example features may be included. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated for the process on the support device may include: a comparison of the actual dirty pages currently being generated for each process on the support device relative to a threshold set point is identified. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated on the support device for each process may further include: a comparison of the actual dirty pages currently being generated for each process relative to the dirty page hard limits on the support device is identified. Determining whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated on the support device for each process may further include: the global ratio is determined based at least in part on a comparison of the actual dirty pages currently being generated for each process relative to a threshold set point and a comparison of the actual dirty pages currently being generated for each process relative to a dirty page hard limit. The global ratio may be adjusted upward if the support device exceeds the corresponding dirty page share, and the global ratio may be adjusted downward if the support device is below the corresponding dirty page share. A variable amount of time to sleep may be dynamically determined. The variable amount of time to sleep may be determined based at least in part on the write back bandwidth capability of the support device and a dynamic leveling of the number of dirty pages that can be generated for each process.
The details of one or more example implementations are set forth in the accompanying drawings and the description below. Other possible example features and/or possible example advantages will become apparent from the description, the drawings, and the claims. Some implementations may not have those example features and/or example advantages that are viable and that are not necessarily required for some implementations.
Drawings
FIG. 1 is an example diagrammatic view of a feedback process coupled to an example distributed computing network in accordance with one or more example implementations of the present disclosure;
FIG. 2 is an example diagrammatic view of the computer of FIG. 1, implemented in accordance with one or more examples of the present disclosure;
FIG. 3 is an example diagrammatic view of the storage target of FIG. 2, implemented in accordance with one or more examples of the present disclosure;
FIG. 4 is an exemplary diagrammatic view of a generic throttling process;
FIG. 5 is an example flow diagram of a feedback process according to one or more example implementations of the present disclosure;
FIG. 6 is an example diagrammatic view of a technique for determining when sufficient pages have become dirty during a write call process in accordance with one or more example implementations of the present disclosure;
FIG. 7 is an example diagrammatic view of a smooth throttling technique when sufficient pages have become dirty during a write call process in accordance with one or more example implementations of the present disclosure;
FIG. 8 is an example diagrammatic view of a global control line according to one or more example implementations of the present disclosure;
FIG. 9 is an example diagrammatic view of a BDI control line implemented in accordance with one or more examples of the present disclosure; and
the example chart of fig. 10 illustrates the results of the feedback process 10 according to one or more examples of the present disclosure.
Like reference symbols in the various drawings indicate like elements.
Detailed Description
System overview:
in some implementations, the present disclosure may be implemented as a method, system, or computer program product. Thus, in some implementations, the present disclosure may take the form of: an entirely hardware implementation, an entirely software implementation (including firmware, resident software, micro-code, etc.) or an implementation combining software and hardware aspects may all generally be referred to herein as a "circuit," module "or" system. Moreover, in some implementations, the present disclosure may take the form of a computer program product on a computer-usable storage medium having computer-usable program code embodied in the medium.
In some implementations, any suitable computer-usable or computer-readable medium (or media) may be utilized. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. The computer-usable or computer-readable storage medium (including storage devices associated with a computing device or client electronic device) may be, for example but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, device, or any suitable combination of the preceding. More specific examples (a non-exhaustive list) of the computer-readable medium could include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a Digital Versatile Disc (DVD), a Static Random Access Memory (SRAM), a memory stick, a floppy disk, a mechanical encoding device such as a punch card or a protrusion from a slot having instructions recorded thereon, a medium such as those supporting the Internet or an intranet, or a magnetic storage device. Note that the computer-usable or computer-readable medium could even be any suitable medium as the following: the program is stored, scanned, compiled, interpreted, or otherwise processed in a suitable manner, if necessary, on the medium and then stored in a computer memory. In the context of this disclosure, a computer-usable or computer-readable storage medium may be any tangible medium that can contain, or store the program for use by or in connection with the instruction execution system, apparatus, or device.
In some implementations, for example, a computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, either in baseband or as part of a carrier wave. In some implementations, such a propagated signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. In some implementations, the computer readable program code may be transmitted using any appropriate medium, including but not limited to the internet, wireline, optical fiber cable, RF, etc. In some implementations, a computer readable signal medium may be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
In some implementations, the computer program code for carrying out operations of the present disclosure can be assembly instructions, instruction Set Architecture (ISA) instructions, machine-dependent instructions, microcode, firmware instructions, state setting data, either source code or object code written in any combination of one or more programming languages, including an object-oriented programming language such as, for example Smalltalk, c++, etc. />And all Java-based trademarks and logos are trademarks or registered trademarks of Oracle and/or its branches. However, it may also be encoded in a conventional procedural programming language (such as the "C" programming language, PASCAL, or similar programming language), and in a scripting language (such as Javascript, PERL or Python)Computer program code for performing the operations of the present disclosure is written. The program code may execute entirely on the user's computer, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server as a stand-alone software package. In the latter scenario, the remote computer may be connected to the user's computer through a Local Area Network (LAN) or a Wide Area Network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet service provider). In some implementations, the electronic circuitry may include, for example, programmable logic circuitry, a Field Programmable Gate Array (FPGA) or other hardware accelerometer, a microcontroller unit (MCU), or a Programmable Logic Array (PLA) by personalizing the electronic circuitry with state information of computer readable program instructions to execute the computer readable program instructions/code in order to perform aspects of the disclosure.
In some implementations, the flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of apparatus (systems), methods and computer program products according to various implementations of the present disclosure. Each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can represent a module, segment, or portion of code, which comprises one or more executable computer program instructions for implementing the specified logical function (s)/act(s). These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the computer program instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing one or more of the functions/acts specified in the flowchart and/or block diagram block(s) or combination thereof. It should be noted that in some implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.
In some implementations, these computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function/act specified in the flowchart and/or block diagram block(s) or combination thereof.
In some implementations, the computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed (not necessarily in a particular order) on the computer or other programmable apparatus to produce a computer-implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions/acts specified in the flowchart and/or block diagram block(s) or combination thereof.
Referring now to the example implementation of fig. 1, a feedback process 10 is shown that may reside on and be executed by a computer (e.g., computer 12) that may be connected to a network (e.g., network 14) (e.g., the internet or a local area network). Examples of the computer 12 (and/or one or more of the client electronic devices noted below) may include, but are not limited to, a storage system (e.g., a Network Attached Storage (NAS) system, a Storage Area Network (SAN)), a personal computer, a laptop computer, a mobile computing device, a server computer, a series of server computers, a mainframe computer, or a computing cloud. As known in the art, a SAN may include one or more of the client electronic devices, including RAID devices and NAS systems. In some implementations, each of the foregoing may be generally described as a computing device. In some implementations, the computing device may be a physical or virtual device. In many implementations, the computing device may be any device capable of performing operations, such as a special purpose processor, a portion of a processor, a virtual processor, a portion of a virtual device, or a virtual device. In some implementations, the processor may be a physical processor or a virtual processor. In some implementations, the virtual processor may To correspond to one or more portions of one or more physical processors. In some implementations, instructions/logic may be distributed and executed across one or more processors (virtual or physical) to execute the instructions/logic. The computer 12 may execute an operating system such as, but not limited to OS/>RedMobile, chrome OS, blackberry OS, fire OS, or custom operating system. (Microsoft and Windows are registered trademarks of Microsoft corporation in the United states, other countries, or both; mac and OS X are registered trademarks of apple corporation in the United states, other countries, or both; red Hat is a registered trademark of Red Hat corporation in the United states, other countries, or both; and Linux is a registered trademark of Linus Torvalds in the United states, other countries, or both).
In some implementations, as will be discussed in more detail below, a feedback process, such as feedback process 10 of fig. 1, may select a first disk extent for each RAID extent in an extent (extension) pool by a computing device. The remaining disk extents for each RAID extent in the pool of extents may be selected.
In some implementations, the instruction sets and subroutines of feedback process 10, which may be stored on a storage device coupled to computer 12, such as storage device 16, may be executed by one or more processors and one or more memory architectures included within computer 12. In some implementations, the storage device 16 may include, but is not limited to: a hard disk drive; all forms of flash memory storage devices; a tape drive; an optical drive; RAID arrays (or other arrays); random Access Memory (RAM); read Only Memory (ROM); or a combination thereof. In some implementations, the storage devices 16 may be organized as extents, pools of extents, RAID extents (e.g., example 4d+1p R5, where a RAID extent may include, for example, five storage device extents that may be allocated from, for example, five different storage devices), mapped RAIDs (e.g., a set of RAID extents), or a combination thereof.
In some implementations, network 14 may be connected to one or more accessory networks (e.g., network 18), examples of which may include, but are not limited to: a local area network; a wide area network; or an intranet.
In some implementations, the computer 12 may include a data store, such as a database (e.g., a relational database, an object-oriented database, a ternary store database, etc.), and may be located in any suitable memory location, such as a storage device 16 coupled to the computer 12. In some implementations, the data, metadata, information, etc. described throughout this disclosure may be stored in a data store. In some implementations, computer 12 may utilize any known database management system (such as, but not limited to, DB 2) in order to provide multi-user access to one or more databases (such as the relational databases noted above). In some implementations, the data store may also be a custom database, such as, for example, a flat file database or an XML database. In some implementations, any other form of data storage structure and/or organization may also be used. In some implementations, the feedback process 10 can be a component of a data store, which is a stand-alone application that interacts with the data store indicated above and/or an applet/application that is accessed via the client applications 22, 24, 26, 28. In some implementations, the data stores noted above may be distributed in whole or in part in a cloud computing topology. As such, computer 12 and storage device 16 may refer to multiple devices, which may also be distributed throughout a network. Example cloud computing environments that may be used with the present disclosure may include, but are not limited to, dell EMC, e.g., from Hopkitton, massachusetts TM Elastic Cloud Storage (ECS) TM ). In some implementations, other cloud computing environments may be used without departing from the scope of the disclosure。
In some implementations, the computer 12 may execute a storage management application (e.g., storage management application 21), examples of which may include, but are not limited to, for example, a storage system application, a cloud computing application, a data synchronization application, a data migration application, a garbage collection application, or other application that allows for the implementation and/or management of data in a clustered (or non-clustered) environment (or the like). In some implementations, the feedback process 10 and/or the storage management application 21 may be accessed via one or more of the client applications 22, 24, 26, 28. In some implementations, the feedback process 10 may be a stand-alone application or may be an applet/application/script/extension that may interact with and/or be executed within the storage management application 21, components of the storage management application 21, and/or one or more client applications 22, 24, 26, 28. In some implementations, the storage management application 21 may be a stand-alone application or may be an applet/application/script/extension that may interact with and/or be executed within the feedback process 10, components of the feedback process 10, and/or one or more client applications 22, 24, 26, 28. In some implementations, one or more of the client applications 22, 24, 26, 28 may be stand-alone applications, or may be applets/applications/scripts/extensions that may interact with and/or be executed within the feedback process 10 and/or storage management application 21 or that are components of the feedback process 10 and/or storage management application 21. Examples of client applications 22, 24, 26, 28 may include, but are not limited to, for example, storage system applications, cloud computing applications, data synchronization applications, data migration applications, garbage collection applications, or other applications that allow for the implementation and/or management of data in clustered (or non-clustered) environments (or the like), standard and/or mobile web browsers, email applications (e.g., email client applications), text and/or graphical user interfaces, custom web browsers, plug-ins, application Programming Interfaces (APIs), or custom applications. The instruction sets and subroutines of client applications 22, 24, 26, 28, which may be stored on storage devices 30, 32, 34, 36 coupled to client electronic devices 38, 40, 42, 44, may be executed by one or more processors and one or more memory architectures incorporated into client electronic devices 38, 40, 42, 44.
In some implementations, one or more of the storage devices 30, 32, 34, 36 may include, but are not limited to: a hard disk drive; a flash drive, a tape drive; an optical drive; a RAID array; random Access Memory (RAM); read Only Memory (ROM). Examples of client electronic devices 38, 40, 42, 44 (and/or computer 12) may include, but are not limited to, personal computers (e.g., client electronic device 38), laptop computers (e.g., client electronic device 40), smart/data enabled cellular telephones (e.g., client electronic device 42), notebook computers (e.g., client electronic device 44), tablet computers, servers, televisions, smart televisions, media (e.g., video, photo, etc.) capture devices, and private network devices. The client electronic devices 38, 40, 42, 44 may each execute an operating system, examples of which may include, but are not limited to, android TM OS/>Red/>Mobile, chrome OS, blackberry OS, fire OS, or custom operating system.
In some implementations, one or more of the client applications 22, 24, 26, 28 may be configured to implement some or all of the functionality of the feedback process 10 (and vice versa). Thus, in some implementations, the feedback process 10 may be a pure server-side application, a pure client-side application, or a hybrid server-side/client-side application cooperatively executed by one or more of the client applications 22, 24, 26, 28 and/or the feedback process 10.
In some implementations, one or more of the client applications 22, 24, 26, 28 may be configured to implement some or all of the functionality of the storage management application 21 (and vice versa). Thus, in some implementations, the storage management application 21 may be a pure server-side application, a pure client-side application, or a hybrid server-side/client-side application cooperatively executed by one or more of the client applications 22, 24, 26, 28 and/or the storage management application 21. Because one or more of the client applications 22, 24, 26, 28, the feedback process 10, and the storage management application 21 may implement some or all of the same functionality, whether considered alone or in any combination, any description of such functionality via one or more of the client applications 22, 24, 26, 28, the feedback process 10, the storage management application 21, or a combination thereof, and any described interactions between one or more of the client applications 22, 24, 26, 28, the feedback process 10, the storage management application 21, or a combination thereof, for implementing such functionality should be taken as examples only, and not limiting the scope of the present disclosure.
In some implementations, one or more of the users 46, 48, 50, 52 may access the computer 12 and the feedback process 10 (e.g., using one or more of the client electronic devices 38, 40, 42, 44) directly through the network 14 or through the accessory network 18. Moreover, the computer 12 may be connected to the network 14 through an accessory network 18, as illustrated with a dashed line 54. The feedback process 10 may include one or more user interfaces, such as a browser and a text or graphical user interface, through which the users 46, 48, 50, 52 may access the feedback process 10.
In some implementations, various client electronic devices may be coupled directly or indirectly to network 14 (or network 18). For example, client electronic device 38 is shown directly coupled to network 14 via a hardwired network connection. Moreover, client electronic device 44 is shown as being directly coupled to network 18 via a hardwired network connection. Client electronic device 40 is shown wirelessly coupled to network 14 via a wireless communication channel 56, which wireless communication channel 56 is established between client electronic device 40 and a wireless access point (i.e., WAP) 58, which wireless access point 58 isShown as being directly coupled to network 14.WAP 58 may be, for example, IEEE 802.11a, 802.11b, 802.11g, 802.11n, 802.11ac,RFID and/or Bluetooth TM (including Bluetooth) TM Low Energy) device capable of establishing a wireless communication channel 56 between the client electronic device 40 and the WAP 58. The client electronic device 42 is shown as being wirelessly coupled to the network 14 via a wireless communication channel 60, the wireless communication channel 60 being established between the client electronic device 42 and a cellular network/bridge 62, the cellular network/bridge 62 being shown by way of example as being directly coupled to the network 14.
In some implementations, some or all of the IEEE 802.11x specifications may use ethernet protocols and carrier sense multiple access with collision avoidance (i.e., CSMA/CA) for path sharing. For example, various 802.11x specifications may use phase shift keying (i.e., PSK) modulation or compensation code keying (i.e., CCK modulation). Bluetooth (R) TM (including Bluetooth) TM Low Energy) is a telecommunications industry specification that allows, for example, mobile phones, computers, smart phones, and other electronic devices to be connected to each other using a short range wireless connection. Other forms of interconnection (e.g., near Field Communication (NFC)) may also be used.
In some implementations, various client electronic devices may be coupled directly or indirectly to network 14 (or network 18). For example, client electronic device 38 is shown directly coupled to network 14 via a hardwired network connection. Moreover, client electronic device 44 is shown as being directly coupled to network 18 via a hardwired network connection. The client electronic device 40 is shown as being wirelessly coupled to the network 14 via a wireless communication channel 56, the wireless communication channel 56 being established between the client electronic device 40 and a wireless access point (i.e., WAP) 58, the wireless access point 58 being shown as being directly coupled to the network 14.WAP 58 may be, for example, IEEE 802.11a, 802.11b, 802.11g, 802.11n, 802.11ac,RFID and/or Bluetooth TM (including Bluetooth) TM Low Energy) device capable of establishing a wireless communication channel 56 between the client electronic device 40 and the WAP 58. The client electronic device 42 is shown as being wirelessly coupled to the network 14 via a wireless communication channel 60, the wireless communication channel 60 being established between the client electronic device 42 and a cellular network/bridge 62, the cellular network/bridge 62 being shown by way of example as being directly coupled to the network 14.
In some implementations, some or all of the IEEE 802.11x specifications may use ethernet protocols and carrier sense multiple access with collision avoidance (i.e., CSMA/CA) for path sharing. For example, various 802.11x specifications may use phase shift keying (i.e., PSK) modulation or compensation code keying (i.e., CCK modulation). BluetoothTM (including BluetoothTM Low Energy) is a telecommunications industry specification that allows, for example, mobile phones, computers, smart phones, and other electronic devices to be connected to each other using a short range wireless connection. Other forms of interconnection (e.g., near Field Communication (NFC)) may also be used.
In some implementations, various I/O requests (e.g., I/O request 15) may be sent, for example, from the client applications 22, 24, 26, 28 to the computer 12. Examples of I/O requests 15 may include, but are not limited to, data write requests (e.g., requests to write content to computer 12) and data read requests (e.g., requests to read content from computer 12).
A data storage system:
referring also to the example implementations of fig. 2-3 (e.g., where the computer 12 may be configured as a data storage system), the computer 12 may include a storage processor 100 and a plurality of storage targets (e.g., storage targets 102, 104, 106, 108, 110). In some implementations, the storage targets 102, 104, 106, 108, 110 may include any of the storage devices noted above. In some implementations, the storage targets 102, 104, 106, 108, 110 may be configured to provide various levels of performance and/or high availability. For example, the storage targets 102, 104, 106, 108, 110 may be configured to form a non-fully replicated fault tolerant data storage system (such as a non-fully replicated RAID data storage system), examples of which may include, but are not limited to: RAID 3 arrays, RAID 4 arrays, RAID 5 arrays, and/or RAID 6 arrays. It will be appreciated that various other types of RAID arrays may be used without departing from the scope of the present disclosure.
Although in this particular example, computer 12 is shown as including five storage targets (e.g., storage targets 102, 104, 106, 108, 110), this is for illustration purposes only and is not intended to limit the present disclosure. For example, the actual number of storage targets may be increased or decreased, depending on, for example, the level of redundancy/performance/capacity required.
Moreover, the storage targets (e.g., storage targets 102, 104, 106, 108, 110) included within the computer 12 may be configured to form a plurality of discrete storage arrays. For example and for purposes of illustration only, assuming that the computer 12 includes, for example, ten discrete storage targets, the first five targets (of the ten storage targets) may be configured to form a first RAID array, and the next five targets (of the ten storage targets) may be configured to form a second RAID array.
In some implementations, one or more of the storage targets 102, 104, 106, 108, 110 may be configured to store encoded data (e.g., via the storage management application 21), where such encoded data may allow for the regeneration of lost/corrupted data on one or more of the storage targets 102, 104, 106, 108, 110. Examples of such encoded data may include, but are not limited to, parity data and Reed-Solomon data. Such encoded data may be distributed across all storage targets 102, 104, 106, 108, 110 or may be stored within a particular storage target.
Examples of storage targets 102,104,106,108,110 may include one or more data arrays, where a combination of storage targets 102,104,106,108,110 (and any processing/control systems associated with storage management application 21) may form data array 112.
The manner in which the computer 12 is implemented may vary, depending on, for example, the level of redundancy/performance/capacity required. For example, the computer 12 may be configured as a SAN (i.e., a storage area network) in which storage is locatedThe processor 100 may be, for example, a dedicated computing system, and each of the storage targets 102,104,106,108,110 may be a RAID device. Examples of storage processor 100 may include, but are not limited to, dell EMC by Hopkitton, mass TM VPLEX provided TM The system.
In examples where the computer 12 is configured as a SAN, various components of the computer 12 (e.g., the storage processor 100, the storage targets 102,104,106,108, 110) may be coupled using a network infrastructure 114, examples of which network infrastructure 114 may include, but are not limited to, an ethernet (e.g., layer 2 or layer 3) network, a fibre channel network, an infiniband network, or any other circuit switched/packet switched network.
As discussed above, various I/O requests (e.g., I/O request 15) may be generated. For example, these I/O requests may be sent from, for example, the client applications 22, 24, 26, 28 to, for example, the computer 12. Additionally/alternatively (e.g., when storage processor 100 is configured as an application server or otherwise), these I/O requests may be generated internally in storage processor 100 (e.g., via storage management application 21). Examples of I/O requests 15 may include, but are not limited to, data write requests 116 (e.g., requests to write content 118 to computer 12) and data read requests 120 (e.g., requests to read content 118 from computer 12).
In some implementations, during operation of storage processor 100, content 118 to be written to computer 12 may be received and/or processed by storage processor 100 (e.g., via storage management application 21). Additionally/alternatively (e.g., when storage processor 100 is configured as an application server or otherwise), content 118 to be written to computer 12 may be generated internally by storage processor 100 (e.g., via storage management application 21).
As discussed above, the instruction sets and subroutines of storage management application 21, which may be stored on storage device 16 included within computer 12, may be executed by one or more processors and one or more memory architectures included within computer 12. Thus, in addition to being executed on storage processor 100, some or all of the instruction sets and subroutines of storage management application 21 (and/or feedback process 10) may also be executed by one or more processors and one or more memory architectures included within data array 112.
In some implementations, the storage processor 100 may include a front-end cache memory system 122. Examples of front-end cache memory system 122 may include, but are not limited to, volatile, solid-state cache memory systems (e.g., dynamic RAM cache memory systems), non-volatile, solid-state cache memory systems (e.g., flash-based cache memory systems), and/or any of the storage devices noted above.
In some implementations, storage processor 100 may initially store content 118 within front-end cache memory system 122. Depending on the manner in which front-end cache memory system 122 is configured, storage processor 100 (e.g., via storage management application 21) may immediately write content 118 to data array 112 (e.g., if front-end cache memory system 122 is configured as a write-through cache), or may subsequently write content 118 to data array 112 (e.g., if front-end cache memory system 122 is configured as a write-back cache).
In some implementations, one or more of the storage targets 102, 104, 106, 108, 110 may include a back-end cache memory system. Examples of back-end cache memory systems may include, but are not limited to, volatile, solid-state cache memory systems (e.g., dynamic RAM cache memory systems), non-volatile, solid-state cache memory systems (e.g., flash-based cache memory systems), and/or any of the storage devices noted above.
Storing a target:
as discussed above, one or more of the storage targets 102, 104, 106, 108, 110 may be RAID devices. For example, and referring also to FIG. 3, an example target 150 is shown, where target 150 may be, for example, storage target 102, storage target 04, storage target 106, storage target 108, and/or storage target110, and an example implementation of a RAID implementation. Examples of targets 150 may include, but are not limited to, dell EMC by Hopkitt, mass TM VNX provided TM The system. Examples of storage devices 154, 156, 158, 160, 162 may include one or more electromechanical hard disk drives, one or more solid state/flash memory devices, and/or any of the storage devices noted above.
In some implementations, target 150 may include a storage processor 152 and a plurality of storage devices (e.g., storage devices 154, 156, 158, 160, 162). The storage devices 154, 156, 158, 160, 162 may be configured to provide various levels of performance and/or high availability (e.g., via the storage management process 21). For example, one or more of the storage devices 154, 156, 158, 160, 162 (or any of the storage devices noted above) may be configured as a RAID 0 array, with striped (stripe) data across the storage devices. By striping data across multiple storage devices, improved performance may be achieved. However, RAID 0 arrays do not provide a high level of availability. Accordingly, one or more of the storage devices 154, 156, 158, 160, 162 (or any of the storage devices noted above) may be configured as a RAID 1 array in which data is mirrored among the storage devices. By mirroring data between storage devices, a high level of availability may be achieved because multiple copies of the data may be stored within the storage devices 154, 156, 158, 160, 162.
Although the storage devices 154, 156, 158, 160, 162 are discussed above as being configured in a RAID 0 or RAID 1 array, this is for exemplary purposes only and is not intended to limit the present disclosure as other configurations are possible. For example, the storage devices 154, 156, 158, 160, 162 may be configured as a RAID 3, RAID 4, RAID 5, or RAID 6 array.
Although target 150 is shown in this particular example as including five storage devices (e.g., storage devices 154, 156, 158, 160, 162), this is for illustration purposes only and is not intended to limit the present disclosure. For example, the actual number of storage devices may be increased or decreased, depending on, for example, the level of redundancy/performance/capacity required.
In some implementations, one or more of the storage devices 154, 156, 158, 160, 162 may be configured to store encoded data (e.g., via the storage management process 21), where such encoded data may allow for the regeneration of lost/corrupted data on one or more of the storage devices 154, 156, 158, 160, 162. Examples of such encoded data may include, but are not limited to, parity data and Reed-Solomon data. Such encoded data may be distributed across all storage devices 154, 156, 158, 160, 162 or may be stored within a particular storage device.
The manner in which the target 150 is achieved may vary depending on, for example, the level of redundancy/performance/capacity required. For example, target 150 may be a RAID device, wherein storage processor 152 is a RAID controller card, and storage devices 154, 156, 158, 160, 162 are individual "hot-swapped" hard disk drives. Another example of target 150 may be a RAID system, examples of which may include, but are not limited to, NAS (i.e., network attached storage) devices or SAN (i.e., storage area network).
In some implementations, storage target 150 may execute all or a portion of storage management application 21. The instruction sets and subroutines of storage management application 21, which may be stored on a storage device (e.g., storage device 164) coupled to storage processor 152, may be executed by one or more processors and one or more memory architectures included within storage processor 152. Storage 164 may include, but is not limited to, any of the storage devices noted above.
As discussed above, the computer 12 may be configured as a SAN, where the storage processor 100 may be a dedicated computing system and each of the storage targets 102, 104, 106, 108, 110 may be a RAID device. Thus, when storage processor 100 processes data requests 116, 120, storage processor 100 (e.g., via storage management process 21) may provide appropriate requests/content (e.g., write request 166, content 168, and read request 170) to, for example, storage target 150 (which represents storage targets 102, 104, 106, 108, and/or 110).
In some implementations, during operation of storage processor 152, content 168 to be written to target 150 may be processed by storage processor 152 (e.g., via storage management process 21). The storage processor 152 may include a cache memory system 172. Examples of cache memory system 172 may include, but are not limited to, volatile, solid-state cache memory systems (e.g., dynamic RAM cache memory systems) and/or nonvolatile, solid-state cache memory systems (e.g., flash-based cache memory systems). During operation of storage processor 152, content 168 to be written to target 150 may be received by storage processor 152 (e.g., via storage management process 21) and initially stored (e.g., via storage management process 21) within front-end cache memory system 172.
Referring also to the example implementation of FIG. 4, a general method of relieving I/O pressure is shown. "write-back" may generally be described as the process of writing dirty pages back to persistent storage, which allows those pages to be reclaimed for other uses. When the I/O pressure is too great, techniques to remedy that pressure may be implemented. For example, a file system (e.g., dell EMC by Hopkinton, mass., dell EMC TM VNX provided TM System) may use a threshold control flush method. With this example method, when a dirty page exceeds a threshold, the cache data may be flushed to persistent data storage until the dirty page ratio is less than the threshold. At large I/O pressures, for example, if the speed at which data is written by an application exceeds the system cache flush speed, the system may sleep, preventing subsequent write operations until the dirty page ratio is less than a particular threshold. In this example, sleeping until the dirty pages are less than a particular threshold may generally be described as a throttling technique, in which once a certain number of pages have been cleaned, the application may be allowed to continue generating dirty pages. This may result in, for example, write performance fluctuations, I/O write latency (e.g., peak write latency up to several seconds high). Such high write latency and performance fluctuations (e.g., "bumpy" I/O) may be unacceptable for response time sensitive applications (e.g., banking transactions, etc.). As will be more hereinafterAs discussed in detail, the present disclosure may allow for write I/O performance that solves bump I/O problems more smoothly at large I/O pressures. It will be appreciated that the present disclosure can be used at any time (e.g., without the presence of large I/O pressures) without departing from the scope of the present disclosure.
As will be discussed below, the feedback process 10 may at least help to improve data storage technology, such as must be rooted in computer technology, to overcome example and non-limiting problems that occur particularly in the field of file systems, such as are associated with alleviating high I/O pressures.
The feedback process comprises the following steps:
as discussed above and also with reference to at least the example implementations of fig. 5-10, the feedback process 10 may determine 300, by the computing device, a number of dirty pages that can be generated on the support device for each process. The feedback process 10 may determine 302 whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for the actual dirty pages that are currently generated on the support device for each process. The feedback process 10 may determine 304 a variable amount of time to sleep. The feedback process 10 may perform 306 sleep for a variable amount of time, wherein the generation of additional dirty pages is suspended.
In some implementations, "write back" may be generally described as the process of writing dirty pages back to persistent storage, which allows those pages to be reclaimed for other uses. If the write back is out of control, the system may become stuck or deadlocked. As will be discussed below, the feedback process 10 may control a feedback mechanism to determine how many dirty pages each process may make at any given time. If the limit is exceeded, the system may sleep for a variable period of time, which allows the feedback process 10 to keep pace with the speed at which dirty pages are manufactured. Thus, as will be discussed below, the feedback process 10 may help maintain dirty pages in a suitable range, thereby maximizing the use of back-end storage and controlling writing more smoothly without imposing unreasonable delays.
For example, in some implementations, the feedback process 10 may determine 500, by the computing device, the number of dirty pages that can be generated on the support device for each process. For example, the feedback process 10 may provide a control feedback cache flush technique that may determine 500 how many dirty pages may be made for each process at any time. In some implementations, the feedback process 10 may make such a determination 500 based on the current number of dirty pages. For example, in an ideal case, throttling would match the rate at which pages will become dirty to the rate at which each device (e.g., BDI) can write back those pages. The process of dirtying pages supported by, for example, a fast SSD can more quickly dirtying more pages than writing to pages supported by, for example, an inexpensive thumb drive. The idea is: if N processes dirty pages on a BDI with a given bandwidth, each process should be throttled to the extent that it dirty 1/N of that bandwidth. The problem may be: the process typically does not register with the kernel and declares that it is intended to dirty many pages on a given BDI, so the kernel does not actually know the value of N. This is handled by a feedback process 10 that delivers an operational estimate of N. An initial per-task bandwidth limit may be established and after a period of time, the kernel (e.g., via the feedback process 10) may look at the number of pages that are actually dirty for a given BDI and divide that number by the bandwidth limit to obtain the number of active processes. From this estimate, a new rate limit may be applied, and in some implementations, the determination may be repeated over time.
The feedback process 10 may determine 502 whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for the actual dirty pages that are currently generated on the support device for each process. For example, and with reference at least to the example in FIG. 6, a technique is shown that determines 502 when enough pages have become dirty during a write call and whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for the actual dirty pages that are currently generated on the support device for each process. Fig. 6 may be used to control sleep time. Page_dirty may be the current number of dirty pages, and the Pos ratio may be calculated by a formula. The threshold set point may be the average of the flush threshold and the stop applying write threshold. For example, if the dirty page reaches 40%, the feedback process 10 may begin flushing the thread. When the dirty page reaches 80%, the feedback process 10 may pause the application write IO. In an example, the set point is (40% + 80%)/2=60%.
In some implementations, determining 502 whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated on the support device for each process may include: identifying 508 a comparison of the actual dirty pages that have been currently generated for each process relative to a threshold set point on the support device, and may further include: the identification 510 supports a comparison of the hard limits of the actual dirty pages that have been currently generated on the support device for each process relative to the dirty pages on the support device. For example, if the set point is 60% and the limit is 80%, then the feedback process 10 may generate 100 dirty pages if the current dirty page is 65%. When the dirty pages reach 70%, the feedback process 10 may generate only 40 dirty pages. When the dirty pages reach 75%, the feedback process 10 may generate only 5 dirty pages. The number of manufacturing dirty pages may be controlled by the sleep time, and the sleep time may be controlled by the pos_ratio, which is calculated from the set point and the current number of dirty pages.
In some implementations, determining 502 whether the number of dirty pages that can be generated for each process exceeds a threshold set point for the actual dirty pages that are generated on the support device for each process may further include: the global ratio is determined 512 based at least in part on a comparison of the actual dirty pages currently being generated for each process relative to the threshold set point and a comparison of the hard limits of the actual dirty pages currently being generated for each process relative to the dirty pages. For example, feedback process 10 may include a global memory pressure prediction algorithm, wherein memory pressure estimates may increase when memory usage pressure is greater, and memory pressure estimates may decrease when memory usage pressure is less. The pressure value may be used to adjust the throttle threshold for each application. The process of manufacturing dirty pages may be prevented more quickly when the system is under high memory usage.
For example, an example goal of the feedback process 10 may be to keep the number of dirty pages at a set point, and if things become uncoordinated, increase the force that can be applied to return things to where they should be (e.g., less than a threshold set point). That is, when there are too many dirty pages, the sleep time may be longer, which returns the value to the set point.
Thus, the feedback process 10 may determine the current state of the system, which may be accomplished by the following example: look at global conditions (e.g., how many dirty pages are in the system relative to set points and hard limits that the system does not want to exceed). For example, and with reference at least to the example implementation of fig. 7, the feedback process 10 may use a cubic polynomial function to determine 512 a global "pos_ratio" to describe the strength of the feedback process 10 to adjust the number of dirty pages.
In general, the global ratio may be determined 512 by considering a support device (BDI). For example, a process may be dirtying pages stored on a given BDI, and the system may now have surplus dirty pages, but the intelligence to throttle the process may also depend on how many dirty pages exist for that BDI. For example, if a given BDI is busy with a dirty page, it may be meaningful for the feedback process 10 to throttle the dirty process even though the system as a whole is operating well. On the other hand, a BDI with few dirty pages may clear its backlog quickly, so having more dirty pages may also be affordable, even if the system is somewhat more dirty than it may want.
In some implementations, the global ratio may be adjusted 514 upward if the supporting device exceeds the corresponding dirty page share, and the global ratio may be adjusted 514 downward if the supporting device is below the corresponding dirty page share. For example, and with reference at least to the example implementations of fig. 8 and 9, it may be desirable for the feedback process 10 to balance dirty pages around the global/bdi set point. When the number of dirty pages is higher/lower than the set point, the dirty position control ratio (and thus the task dirty rate limit) may be adjusted 514 (e.g., increased or decreased) to return the dirty pages to the set point. For example:
pos_ratio=1<<RATELIMIT_CALC_SHIFT
if(dirty<setpoint)scale up pos_ratio
if(dirty>setpoint)scale down pos_ratio
if(bdi_dirty<bdi_setpoint)scale up pos_ratio
if(bdi_dirty>bdi_setpoint)scale down pos_ratio
task_ratelimit=dirty_ratelimit*pos_ratio>>RATELIMIT_CALC_SHIFT
As can be seen at least from fig. 9, the feedback process 10 may not allow the BDI control line to drop below pos_ratio=1/4, so that if it starts higher (e.g., in a case like starting writing to a slow SD card and a fast disk at the same time), BDI _dirty may be throttled down smoothly to normal. In an example, bdi _dirty of the SD card may be flushed many times higher than bid_setpoint.
In some implementations, the BDI dirty threshold may be reduced rapidly, for example, due to a change in JBOD ("just a bunch of disks") workload. For example:
global set point:
in an example, the above is a cubic polynomial conditioned on:
(1) f (freerun) =2.0= > ramp the dirty_ratelimit reasonably fast
(2) f (setpoint) =1.0= > equilibrium point
(3) f (limit) =0= > hard limit
(4) df/dx < = > 0 = > negative feedback control
(5) The closer to the set point, |df/dx| is smaller (and vice versa) = > fast response with large errors; small oscillations near the set point
setpoint=(freerun+limit)/2;
x=div_s64((setpoint-dirty)<<RATELIMIT_CALC_SHIFT,limit-setpoint+1);
pos_ratio=x;
pos_ratio=pos_ratio*x>>RATELIMIT_CALC_SHIFT;
pos_ratio=pos_ratio*x>>RATELIMIT_CALC_SHIFT;
pos_ratio+=1<<RATELIMIT_CALC_SHIFT;
Thus, the feedback process 10 can determine 512 more basic pos_ratios based on global conditions. In an example, if the BDI exceeds/falls below its dirty page share, the feedback process 10 may adjust 514 to scale the pos_ratio further down/down, which may be done using the following example mechanism:
BDI set point
f(bdi_dirty):=1.0+k*(bdi_dirty-bdi_setpoint)
x_intercept-bdi_dirty
:=--------------------------
x_intercept-bdi_setpoint
In some implementations, the master BDI control line may be a linear function that may be conditioned on:
(1)f(bdi_setpoint)=1.0
(2) k= -1/(8 x write_bw) (in case of single bdi)
Or equivalently x_interval= bdi _setpoint+8 x write_bw
In some implementations, for a single BDI example, dirty pages may be observed to fluctuate regularly within the following ranges:
[bdi_setpoint-write_bw/2,bdi_setpoint+write_bw/2]
wherein (2) a reasonable exemplary 12.5% fluctuation range for pos_ratio can be generated for various file systems.
For the JBOD example noted above, bdi _thresh (not bdi _dirty) may fluctuate up to its own size, so the slope may move accordingly and the feedback process 10 may select a slope that may produce 100% pos_ratio fluctuation for suddenly doubled bdi _thresh.
if(unlikely(bdi_thresh>thresh))
bdi_thresh=thresh;
In some implementations, it is possible, but not necessary, that BDI _thresh is close to 0, as BDI is slow, but it can remain inactive for long periods of time. Having such a device with a reasonably good (hopefully I/O efficient) threshold may allow accidental writes to be unimpeded and valid, and writes may allow the threshold to ramp up quickly. For example:
bdi_thresh=max(bdi_thresh,(limit-dirty)/8);
scale global setpoint to bdi's:
bdi_setpoint=setpoint*bdi_thresh/thresh
x=div_u64((u64)bdi_thresh<<16,thresh+1);
bdi_setpoint=setpoint*(u64)x>>16;
span= (8 x write_bw) in the single bdi case as indicated by (thresh-bdi _thresh) =0 and transition to bdi _thresh in the JBOD case is used.
In some implementations, the feedback process 10 may determine 504 a variable amount of sleep time, and in some implementations, the variable amount of sleep time may be dynamically determined 504 based at least in part on the support device's write back bandwidth capability and dynamic leveling of the number of dirty pages that can be generated for each process. For example, in some implementations, the sleep time may be dynamically determined by the bandwidth capabilities of the back-end write-back device and the current dirty page level line. For example, for purposes of illustration only, assume that there are two back-end devices, e.g., one is an SDD and one is an HDD. The slower the device performance, the flatter the control line. The faster the device performance, the steeper the control line, since the slower devices need to change slowly to prevent excessive fluctuations.
In some implementations, the feedback process 10 may perform 506 sleep for a variable amount of time, with the generation of additional dirty pages suspended. For example, if the number of dirty pages exceeds the limit mentioned above, the feedback process 10 may cause the BDI to sleep for a variable amount of time determined by the bandwidth capabilities of the back-end write-back device and the current dirty page level line (as opposed to a fixed time based on a simple threshold for dirty pages for other throttling processes), and may allow the system to keep pace with the speed of manufacturing dirty pages. As such, the feedback process 10 may increase the control algorithm sleep time in the write system call, not simply for a fixed sleep time, but for a reasonable sleep time determined by the write-back bandwidth capability of the write-back device and the dynamic leveling of dirty pages.
In some implementations, and with reference at least to the example results shown in fig. 10, the feedback process 10 may help maintain dirty pages in a suitable range, thereby maximizing use of back-end storage and controlling writing more smoothly without imposing unreasonable delays. As seen in fig. 10, there are example performance results of implementing the feedback process 10. As shown, there is a BDI setpoint 1000, a BDI dirty 1002, a limit 1004, a setpoint 1006, a dirty 1008, a task rate limit 1010, a balanced dirty rate limit 1012, and a dirty rate limit 1014.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. As used herein, unless the context clearly indicates otherwise, at least one of the language "A, B and C" (etc.) should be interpreted to cover a only, B only, C only, or any combination of the three. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
The corresponding structures, materials, acts, and equivalents of the claims below (e.g., of all means or step plus function elements) are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present disclosure has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the disclosure in the form disclosed. Many modifications, variations, substitutions, and any combination thereof will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the disclosure. The implementation was chosen and described in order to explain the principles of the disclosure and the practical application, and to enable others of ordinary skill in the art to understand the disclosure for various implementations and/or any combination of implementations with various modifications as are suited to the particular use contemplated.
Thus, having described the disclosure of the present application in detail and by reference to the implementations thereof, it will be apparent that any combination of modifications, variations and implementations (including any modifications, variations, substitutions and combinations thereof) is possible without departing from the scope of the disclosure as defined in the appended claims.

Claims (20)

1. A computer-implemented method, comprising:
determining, by the computing device, a number of dirty pages that can be generated on the support device for each process;
determining whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for actual dirty pages currently generated on the support device for each process;
determining a variable amount of time to sleep if the number of dirty pages that can be generated on the support device for each process exceeds the threshold set point for actual dirty pages that are currently generated on the support device for each process; and
sleep is performed for the variable amount of time, wherein generation of additional dirty pages is suspended.
2. The computer-implemented method of claim 1, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for the actual dirty pages that are generated for each process on the support device comprises: a comparison of the actual dirty pages currently being generated for each process on the support device relative to the threshold set point is identified.
3. The computer-implemented method of claim 2, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for the actual dirty pages that are generated for each process on the support device further comprises: a comparison of the actual dirty pages currently being generated for each process relative to dirty page hard limits on the support device is identified.
4. The computer-implemented method of claim 3, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for actual dirty pages generated for each process on the support device further comprises: a global ratio is determined based at least in part on a comparison of the actual dirty pages currently being generated for each process relative to the threshold set point and a comparison of the actual dirty pages currently being generated for each process relative to the dirty page hard limit.
5. The computer-implemented method of claim 4, further comprising: the global ratio is adjusted upward if the supporting device is above the corresponding dirty page share, and the global ratio is adjusted downward if the supporting device is below the corresponding dirty page share.
6. The computer-implemented method of claim 1, wherein the variable amount of time to sleep is dynamically determined.
7. The computer-implemented method of claim 1, wherein the variable amount of time to sleep is determined based at least in part on a write back bandwidth capability of the support device and a dynamic leveling of the number of dirty pages that can be generated for each process.
8. A computer-readable storage medium storing a plurality of instructions that, when executed across one or more processors, cause at least a portion of the one or more processors to perform operations comprising:
determining a number of dirty pages that can be generated for each process on the support device;
determining whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for actual dirty pages currently generated on the support device for each process;
determining a variable amount of time to sleep if the number of dirty pages that can be generated on the support device for each process exceeds the threshold set point for actual dirty pages that are currently generated on the support device for each process; and
sleep is performed for the variable amount of time, wherein generation of additional dirty pages is suspended.
9. The computer-readable storage medium of claim 8, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for the actual dirty pages that are generated for each process on the support device comprises: a comparison of the actual dirty pages currently being generated for each process on the support device relative to the threshold set point is identified.
10. The computer-readable storage medium of claim 9, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for the actual dirty pages that are generated for each process on the support device further comprises: a comparison of the actual dirty pages currently being generated for each process relative to dirty page hard limits on the support device is identified.
11. The computer-readable storage medium of claim 10, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for the actual dirty pages that are generated for each process on the support device further comprises: a global ratio is determined based at least in part on a comparison of the actual dirty pages currently being generated for each process relative to the threshold set point and a comparison of the actual dirty pages currently being generated for each process relative to the dirty page hard limit.
12. The computer-readable storage medium of claim 11, wherein the operations further comprise: the global ratio is adjusted upward if the supporting device is above the corresponding dirty page share, and the global ratio is adjusted downward if the supporting device is below the corresponding dirty page share.
13. The computer-readable storage medium of claim 8, wherein the variable amount of time to sleep is dynamically determined.
14. The computer-readable storage medium of claim 8, wherein the variable amount of time to sleep is determined based at least in part on a write back bandwidth capability of the support device and a dynamic leveling of the number of dirty pages that can be generated for each process.
15. A computing system comprising one or more processors and one or more memories configured to perform operations comprising:
determining a number of dirty pages that can be generated for each process on the support device;
determining whether the number of dirty pages that can be generated on the support device for each process exceeds a threshold set point for actual dirty pages currently generated on the support device for each process;
determining a variable amount of time to sleep if the number of dirty pages that can be generated on the support device for each process exceeds the threshold set point for actual dirty pages that are currently generated on the support device for each process; and
sleep is performed for the variable amount of time, wherein generation of additional dirty pages is suspended.
16. The computing system of claim 15, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for the actual dirty pages generated for each process on the support device comprises: a comparison of the actual dirty pages currently being generated for each process on the support device relative to the threshold set point is identified.
17. The computing system of claim 16, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for the actual dirty pages that are generated for each process on the support device further comprises: a comparison of the actual dirty pages currently being generated for each process relative to dirty page hard limits on the support device is identified.
18. The computing system of claim 17, wherein determining whether the number of dirty pages that can be generated for each process exceeds the threshold set point for the actual dirty pages that are generated for each process on the support device further comprises: a global ratio is determined based at least in part on a comparison of the actual dirty pages currently being generated for each process relative to the threshold set point and a comparison of the actual dirty pages currently being generated for each process relative to the dirty page hard limit.
19. The computing system of claim 18, wherein the operations further comprise: the global ratio is adjusted upward if the supporting device is above the corresponding dirty page share, and the global ratio is adjusted downward if the supporting device is below the corresponding dirty page share.
20. The computing system of claim 15, wherein the variable amount of time to sleep is dynamically determined.
CN201710637878.XA 2017-07-31 2017-07-31 System, medium, and method for controlling dirty page generation Active CN109324752B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201710637878.XA CN109324752B (en) 2017-07-31 2017-07-31 System, medium, and method for controlling dirty page generation
US16/007,240 US10795822B2 (en) 2017-07-31 2018-06-13 System and method for negative feedback cache data flush in primary storage systems

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710637878.XA CN109324752B (en) 2017-07-31 2017-07-31 System, medium, and method for controlling dirty page generation

Publications (2)

Publication Number Publication Date
CN109324752A CN109324752A (en) 2019-02-12
CN109324752B true CN109324752B (en) 2023-11-03

Family

ID=65138254

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710637878.XA Active CN109324752B (en) 2017-07-31 2017-07-31 System, medium, and method for controlling dirty page generation

Country Status (2)

Country Link
US (1) US10795822B2 (en)
CN (1) CN109324752B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111198786B (en) * 2019-12-30 2023-08-22 深圳创新科技术有限公司 Method and device for supporting hot plug of cache disk
US11995459B2 (en) * 2020-08-25 2024-05-28 VMware LLC Memory copy during virtual machine migration in a virtualized computing system
US11914512B2 (en) * 2021-09-28 2024-02-27 Red Hat, Inc. Writeback overhead reduction for workloads
CN114442935B (en) * 2021-12-29 2023-08-04 天翼云科技有限公司 Method and device for brushing dirty data, electronic equipment and storage medium

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8402226B1 (en) * 2010-06-18 2013-03-19 Emc Corporation Rate proportional cache write-back in a storage server
CN103049396B (en) * 2012-12-10 2015-10-28 浪潮(北京)电子信息产业有限公司 The method of writing with a brush dipped in Chinese ink of data and device
CN103514260B (en) * 2013-08-13 2016-12-28 中国科学技术大学苏州研究院 Internal storage log file system and its implementation
EP3049943B1 (en) * 2013-09-27 2018-10-24 Intel Corporation Techniques to compose memory resources across devices
CN103955399B (en) * 2014-04-30 2017-06-20 华为技术有限公司 A kind of virtual machine migration method and device and physical host
CN107832118A (en) * 2017-11-18 2018-03-23 浙江网新恒天软件有限公司 A kind of KVM live migration of virtual machine optimization methods of reduction VCPU temperatures

Also Published As

Publication number Publication date
US10795822B2 (en) 2020-10-06
US20190034346A1 (en) 2019-01-31
CN109324752A (en) 2019-02-12

Similar Documents

Publication Publication Date Title
CN109324752B (en) System, medium, and method for controlling dirty page generation
US9933973B2 (en) Systems and methods for data organization in storage systems using large erasure codes
US9092141B2 (en) Method and apparatus to manage data location
US8806165B2 (en) Mass-storage system utilizing auxiliary solid-state storage subsystem
Skourtis et al. Flash on rails: Consistent flash performance through redundancy
US9342457B2 (en) Dynamically modifying durability properties for individual data volumes
US20180039442A1 (en) Efficient Deduplication of Logical Units
US10481802B1 (en) Balancing Mapped RAID background I/O with user I/O via dynamically changing background credits on Mapped RAID system and method
US10592165B1 (en) Method, apparatus and computer program product for queueing I/O requests on mapped RAID
US10235082B1 (en) System and method for improving extent pool I/O performance by introducing disk level credits on mapped RAID
US11422860B2 (en) Optimizing save operations for OS/hypervisor-based persistent memory
US10382751B1 (en) Transparent, fine-grained and adaptive data compression
US10572157B2 (en) Data integrity and acceleration in compressed storage environments in combination with software defined native RAID
WO2017039801A1 (en) Systems and methods for repair redundancy control for large erasure coded data storage
US9747054B2 (en) Low power storage array with metadata access
US9298397B2 (en) Nonvolatile storage thresholding for ultra-SSD, SSD, and HDD drive intermix
US10133513B1 (en) Cache management system and method
US10852951B1 (en) System and method for improving I/O performance by introducing extent pool level I/O credits and user I/O credits throttling on Mapped RAID
US11645204B2 (en) Managing cache replacement in a storage cache based on input-output access types of data stored in the storage cache
US20230128077A1 (en) System and Method for Aggregation of Write Commits To Control Written Block Size
US9317419B1 (en) System and method for thin provisioning
US10216660B1 (en) Method and system for input/output (IO) scheduling in a storage system
US10135750B1 (en) Satisfaction-ratio based server congestion control mechanism
US10795602B1 (en) Selectively destaging data updates from write caches across data storage locations
US9811286B1 (en) System and method for storage management

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant