CN109213721A - Using the complete machine receiver of heterogeneous multi-nucleus processor framework - Google Patents

Using the complete machine receiver of heterogeneous multi-nucleus processor framework Download PDF

Info

Publication number
CN109213721A
CN109213721A CN201810964196.4A CN201810964196A CN109213721A CN 109213721 A CN109213721 A CN 109213721A CN 201810964196 A CN201810964196 A CN 201810964196A CN 109213721 A CN109213721 A CN 109213721A
Authority
CN
China
Prior art keywords
receiver
mpcore
complete machine
arm cortex
hardware
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810964196.4A
Other languages
Chinese (zh)
Inventor
武维乐
梅松强
李早玲
曹雪美
张伦宁
彭德鑫
梁霄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHANGHAI SHUANGWEI NAVIGATION TECHNOLOGY CO.,LTD.
Original Assignee
Shanghai Huace Navigation Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huace Navigation Technology Ltd filed Critical Shanghai Huace Navigation Technology Ltd
Priority to CN201810964196.4A priority Critical patent/CN109213721A/en
Publication of CN109213721A publication Critical patent/CN109213721A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)

Abstract

The present invention provides the complete machine receivers using heterogeneous multi-nucleus processor framework, including hardware structure and system architecture, the hardware structure includes Dual-Core ARM Cortex-A9 MPCore and Xilinx Artix-7 processor, one of ARM Cortex-A9 MPCore collocation peripheral chip constitutes receiver hardware, another ARM Cortex-A9 MPCore and Xilinx Artex-7 processor constitutes GNSS locating module hardware;The system architecture includes that receiver system and GNSS locating module system are constituted, that the object of the present invention is to provide a kind of integrated levels is high, processing capacity is strong, low-power consumption, small size complete machine receiver software and hardware implementation, the software and hardware integrated level of complete machine receiver is improved, hardware performance is exploited natural resources and promoted to integration software reduces processor module price.

Description

Using the complete machine receiver of heterogeneous multi-nucleus processor framework
Technical field
The present invention relates to receiver and GNSS locating module fields, and in particular to using heterogeneous multi-nucleus processor framework Complete machine receiver.
Background technique
The implementation of receiver at this stage is that core GNSS locating module is realized using a heterogeneous multi-nucleus processor, Receiver is realized using a single core processor.Receiver and core GNSS locating module are operated using different embedded softwares System realization scheme, there are the wastes in system hardware resources using a plurality of processors for the program;Need on system power dissipation excellent Change;A plurality of processors are limited in inter-processor communication ability;A plurality of processors are used to compare in receiver volume and size It is larger;A plurality of processors are used to be effectively reduced in receiver processor module price.
Summary of the invention
In order to solve above-mentioned insufficient defect, the present invention provides the complete machine receptions using heterogeneous multi-nucleus processor framework Machine, that the object of the present invention is to provide a kind of integrated levels is high, processing capacity is strong, low-power consumption, small size complete machine receiver software and hardware Implementation, improves the software and hardware integrated level of complete machine receiver, and integration software is exploited natural resources and promoted at hardware performance reduction Manage device Module Price.
The present invention provides the complete machine receivers using heterogeneous multi-nucleus processor framework, including hardware structure and system tray Structure, the hardware structure includes Dual-Core ARM Cortex-A9MPCore and Xilinx Artix-7 processor, wherein one A ARM Cortex-A9MPCore collocation peripheral chip constitutes receiver hardware, another ARM Cortex-A9MPCore and Xilinx Artex-7 processor constitutes GNSS locating module hardware;The system architecture includes receiver system and GNSS positioning Modular system is constituted.
Above-mentioned complete machine receiver, wherein the receiver system is receiver section processor ARM Cortex- A9MPCore uses built-in Linux operating system.
Above-mentioned complete machine receiver, wherein the GNSS locating module system is ARM Cortex- in GNSS locating module A9MPCore uses real time operating system.
Above-mentioned complete machine receiver, wherein the ARM Cortex-A9MPCore and XilinxArtex-7 processor it Between data interaction access pass through AXI protocol carry out.
Above-mentioned complete machine receiver, wherein the guidance code uboot in the embedded Linux system realizes that GNSS is fixed The guidance of position modules A RM Cortex-A9MPCore real time operating system guidance and starting and Xilinx Artex-7 algorithm routine With starting.
Above-mentioned complete machine receiver, wherein the receiver ARM Cortex-A9MPCore and GNSS locating module ARM Data interaction access is carried out by way of shared drive between Cortex-A9MPCore.
The present invention provides the complete machine receivers using heterogeneous multi-nucleus processor framework to have the advantages that 1, uses The complete machine receiver software and hardware of heterogeneous multi-nucleus processor framework realizes the integrated level that can promote existing receiver, can provide more Resolving ideas and realization for low-power consumption can provide the smaller resolving ideas of volume and realization;2, it is handled using heterogeneous polynuclear The complete machine receiver software and hardware realization of device framework can integrate exploiting natural resources between receiver and GNSS locating module, and reduction is opened Send out cost;3, the technology that can promote receiver field is realized using the complete machine receiver software and hardware of heterogeneous multi-nucleus processor framework It is horizontal.It can be used in the exploitation and realization of high performance receiver.
Detailed description of the invention
Upon reading the detailed description of non-limiting embodiments with reference to the following drawings, the present invention and its feature, outer Shape and advantage will become more apparent upon.Identical label indicates identical part in all the attached drawings.Not deliberately proportionally Draw attached drawing, it is preferred that emphasis is show the gist of the present invention.
Fig. 1 is the modular structure schematic diagram of existing receiver.
Fig. 2 is the modular structure schematic diagram of the complete machine receiver provided by the invention using heterogeneous multi-nucleus processor framework.
Specific embodiment
In the following description, a large amount of concrete details are given so as to provide a more thorough understanding of the present invention.So And it is obvious to the skilled person that the present invention may not need one or more of these details and be able to Implement.In other examples, in order to avoid confusion with the present invention, for some technical characteristics well known in the art not into Row description.
In order to thoroughly understand the present invention, detailed step and detailed structure will be proposed in following description, so as to Illustrate technical solution of the present invention.Presently preferred embodiments of the present invention is described in detail as follows, however other than these detailed descriptions, this Invention can also have other embodiments.
It is shown in reference picture 1, Fig. 2, the complete machine receiver provided by the invention using heterogeneous multi-nucleus processor framework, including it is hard Part framework and system architecture, wherein hardware structure includes Dual-CoreARM Cortex-A9MPCore and XilinxArtix-7 Processor, one of ARM Cortex-A9MPCore collocation peripheral chip constitute receiver hardware, another ARM Cortex-A9MPCore and XilinxArtex-7 processor constitutes GNSS locating module hardware;System architecture includes receiver system System and GNSS locating module system are constituted.
The present invention one is preferably rather than in the embodiment of limitation, and referring to shown in Fig. 2, hardware structure uses Xilinx company ZYNQ Heterogeneous multi-nucleus processor is to realize platform.The platform architecture includes Dual-Core ARM Cortex-A9MPCore+ XilinxArtix-7 processor.It is real that one of ARM Cortex-A9MPCore collocation peripheral chip constitutes receiver hardware It is existing.Another ARM Cortex-A9MPCore+Xilinx Artex-7 constitutes GNSS locating module hardware realization.
The present invention one is preferably rather than in the embodiment of limitation, and system architecture is realized: receiver section processor ARM Cortex-A9MPCore is realized using Embedded Linux System Software, can provide outstanding man-machine interaction experience, with And GNSS locating module position processor and receiver section processor use asymmetric multi-core processor system (AMP).GNSS Locating module ARM Cortex-A9MPCore uses real time operating system (RTOS) software realization, can provide real-time quick Response, meets the needs of GNSS locating module quickly positions.Software and hardware association may be implemented in GNSS locating module XilinxArtex-7 It is realized with design, while the operation of complicated algorithm may be implemented.
The present invention one is preferably rather than in the embodiment of limitation, ARM Cortex-A9MPCore and Xilinx Artex-7 it Between data interaction access mainly pass through AXI (Advanced eXtensible Interface) agreement progress, AXI is a kind of high The on-chip bus of performance, high bandwidth, low latency provides the internal system interconnecting channels of high speed.
The present invention one is embedded by receiver ARM Cortex-A9MPCore preferably rather than in the embodiment of limitation Guidance code uboot in linux system realizes GNSS locating module ARM Cortex-A9MPCore real time operating system (RTOS) guidance and starting with starting and XilinxArtex-7 algorithm routine, further preferably, receiver ARM are guided Data interaction access mainly passes through shared between Cortex-A9MPCore and GNSS locating module ARM Cortex-A9MPCore The mode of memory carries out.Specific shared drive is realized in the form of drive code set.
To sum up in the present invention, for loading GNSS positioning mould in ARM Cortex-A9MPCore embedded Linux system Block ARM Cortex-A9MPCore real time operating system (RTOS) and the uboot code of Xilinx Artex-7 starting are realized. GNSS locating module ARM Cortex-A9MPCore real time operating system (RTOS) transplanting and realization.Receiver ARM Cortex- The transplanting of A9MPCore built-in Linux operating system and realization;Receiver ARM Cortex-A9MPCore and GNSS locating module Shared drive mechanism drives code is realized between ARM Cortex-A9MPCore;GNSS locating module ARM Cortex- Data interaction access AXI protocol interaction mechanism code is realized between A9MPCore and XilinxArtex-7;Therefore the present invention uses The complete machine receiver software and hardware of heterogeneous multi-nucleus processor framework realizes the integrated level that can promote existing receiver, can provide more Resolving ideas and realization for low-power consumption can provide the smaller resolving ideas of volume and realization, using heterogeneous multi-nucleus processor The complete machine receiver software and hardware realization of framework can integrate exploiting natural resources between receiver and GNSS locating module, reduce exploitation Cost.And the technology that can promote receiver field is realized using the complete machine receiver software and hardware of heterogeneous multi-nucleus processor framework Level can be used in the exploitation and realization of high performance receiver.Presently preferred embodiments of the present invention is described above.It needs Understand, the present invention is not limited to the above specific embodiments, wherein the equipment and structure that are not described in detail should manage Solution is to be practiced with the common mode in this field;Anyone skilled in the art is not departing from the technology of the present invention In the case of aspects, all technical solution of the present invention is made using the methods and technical content of the disclosure above many possible Changes and modifications or equivalent example modified to equivalent change, this is not affected the essence of the present invention.Therefore, all It is made to the above embodiment according to the technical essence of the invention any simply to repair without departing from the content of technical solution of the present invention Change, equivalent variations and modification, all of which are still within the scope of protection of the technical scheme of the invention.

Claims (6)

1. using the complete machine receiver of heterogeneous multi-nucleus processor framework, which is characterized in that including hardware structure and system architecture, institute Stating hardware structure includes Dual-Core ARM Cortex-A9 MPCore and Xilinx Artix-7 processor, one of them ARM Cortex-A9 MPCore arrange in pairs or groups peripheral chip constitute receiver hardware, another ARM Cortex-A9 MPCore and Xilinx Artex-7 processor constitutes GNSS locating module hardware;The system architecture includes receiver system and GNSS positioning Modular system is constituted.
2. using the complete machine receiver of heterogeneous multi-nucleus processor framework as described in claim 1, which is characterized in that the reception Machine system is that receiver section processor ARM Cortex-A9 MPCore uses built-in Linux operating system.
3. using the complete machine receiver of heterogeneous multi-nucleus processor framework as claimed in claim 2, which is characterized in that the GNSS Locating module system is that ARM Cortex-A9 MPCore uses real time operating system in GNSS locating module.
4. using the complete machine receiver of heterogeneous multi-nucleus processor framework as claimed in claim 3, which is characterized in that the ARM Data interaction access is carried out by AXI protocol between Cortex-A9 MPCore and Xilinx Artex-7 processor.
5. using the complete machine receiver of heterogeneous multi-nucleus processor framework as claimed in claim 4, which is characterized in that the insertion Guidance code uboot in formula linux system realizes GNSS locating module ARM Cortex-A9 MPCore real time operating system The guidance and starting of guidance and starting and Xilinx Artex-7 algorithm routine.
6. using the complete machine receiver of heterogeneous multi-nucleus processor framework as claimed in claim 5, which is characterized in that the reception Data interaction access passes through between machine ARM Cortex-A9 MPCore and GNSS locating module ARM Cortex-A9 MPCore The mode of shared drive carries out.
CN201810964196.4A 2018-08-23 2018-08-23 Using the complete machine receiver of heterogeneous multi-nucleus processor framework Pending CN109213721A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810964196.4A CN109213721A (en) 2018-08-23 2018-08-23 Using the complete machine receiver of heterogeneous multi-nucleus processor framework

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810964196.4A CN109213721A (en) 2018-08-23 2018-08-23 Using the complete machine receiver of heterogeneous multi-nucleus processor framework

Publications (1)

Publication Number Publication Date
CN109213721A true CN109213721A (en) 2019-01-15

Family

ID=64989532

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810964196.4A Pending CN109213721A (en) 2018-08-23 2018-08-23 Using the complete machine receiver of heterogeneous multi-nucleus processor framework

Country Status (1)

Country Link
CN (1) CN109213721A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111427826A (en) * 2020-06-11 2020-07-17 杭州万高科技股份有限公司 Heterogeneous multi-core processor with bus connection adjustment function
CN113282344A (en) * 2021-05-25 2021-08-20 中国航空无线电电子研究所 Method for realizing weather operating system on Feiteng asymmetric dual-core processor

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103412619A (en) * 2013-07-30 2013-11-27 中国科学院上海技术物理研究所 Heterogeneous multi-core infrared image processing system and method
CN106772486A (en) * 2017-02-17 2017-05-31 上海华测导航技术股份有限公司 A kind of GNSS receiver board based on ZYNQ frameworks
US20180011180A1 (en) * 2015-07-20 2018-01-11 Brigham Young University Phased array radar systems for small unmanned aerial vehicles

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103412619A (en) * 2013-07-30 2013-11-27 中国科学院上海技术物理研究所 Heterogeneous multi-core infrared image processing system and method
US20180011180A1 (en) * 2015-07-20 2018-01-11 Brigham Young University Phased array radar systems for small unmanned aerial vehicles
CN106772486A (en) * 2017-02-17 2017-05-31 上海华测导航技术股份有限公司 A kind of GNSS receiver board based on ZYNQ frameworks

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ADAM TAYLOR: "Adam Taylor’s MicroZed Chronicles Part 46:Using both of the Zynq SoC’s ARM Cortex-A9 Cores", 《HTTPS://FORUMS.XILINX.COM/T5/XCELL-DAILY-BLOG-ARCHIVED/ADAM-TAYLOR-S-MICROZED-CHRONICLES-PART-46-USING-BOTH-OF-THE-ZYNQ/BA-P/508697》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111427826A (en) * 2020-06-11 2020-07-17 杭州万高科技股份有限公司 Heterogeneous multi-core processor with bus connection adjustment function
CN113282344A (en) * 2021-05-25 2021-08-20 中国航空无线电电子研究所 Method for realizing weather operating system on Feiteng asymmetric dual-core processor
CN113282344B (en) * 2021-05-25 2022-11-04 中国航空无线电电子研究所 Method for realizing weather operating system on Feiteng asymmetric dual-core processor

Similar Documents

Publication Publication Date Title
US10372428B1 (en) Dynamic computational acceleration using a heterogeneous hardware infrastructure
US11562213B2 (en) Methods and arrangements to manage memory in cascaded neural networks
RU2628163C2 (en) Systems and methods of procedure return address checking
KR102593583B1 (en) SYSTEM AND METHOD FOR ACCELERATED DATA PROCESSING IN SSDs
CN103150279B (en) Method allowing host and baseboard management controller to share device
US20150355700A1 (en) Systems and methods of managing processor device power consumption
EP2423821A2 (en) Processor, apparatus, and method for fetching instructions and configurations from a shared cache
KR101748506B1 (en) Real time instruction trace processors, methods, and systems
CN109508316A (en) The equipment and system of heterogeneous computing environment
CN103645954A (en) CPU scheduling method, device and system based on heterogeneous multi-core system
US10007605B2 (en) Hardware-based array compression
CN1991768A (en) Instruction set architecture-based inter-sequencer communications with a heterogeneous resource
CN106569727A (en) Shared parallel data reading-writing apparatus of multi memories among multi controllers, and reading-writing method of the same
KR20150112778A (en) Inter-architecture compatability module to allow code module of one architecture to use library module of another architecture
CN109426519A (en) Data inspection is simplified in line with carrying out workload
US9710380B2 (en) Managing shared cache by multi-core processor
CN105556503B (en) Dynamic memory control methods and its system
CN106575220B (en) Multiple clustered VLIW processing cores
CN1914597A (en) Dynamic loading and unloading for processing unit
CN104503830A (en) Method For Booting A Heterogeneous System And Presenting A Symmetric Core View
CN105553887B (en) Architecture for On-die Interconnect
CN102736595A (en) Unified platform of intelligent power distribution terminal based on 32 bit microprocessor and real time operating system (RTOS)
CN104063300A (en) Acquisition device based on FPGA (Field Programmable Gate Array) for monitoring information of high-end multi-channel server
CN103959199A (en) Power saving method and apparatus for first in first out (FIFO) memories
US20150347016A1 (en) Input/output virtualization (iov) host controller (hc) (iov-hc) of a flash-memory-based storage device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20220314

Address after: 201702 room 104, building 1, No. 599, Gaojing Road, Xujing Town, Qingpu District, Shanghai

Applicant after: SHANGHAI SHUANGWEI NAVIGATION TECHNOLOGY CO.,LTD.

Address before: 201702 Block C, 599 Gaojing Road, Xujing Town, Qingpu District, Shanghai

Applicant before: SHANGHAI HUACE NAVIGATION TECHNOLOGY Ltd.

RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20190115