CN109120140A - bias suppressing method and device - Google Patents
bias suppressing method and device Download PDFInfo
- Publication number
- CN109120140A CN109120140A CN201710491124.8A CN201710491124A CN109120140A CN 109120140 A CN109120140 A CN 109120140A CN 201710491124 A CN201710491124 A CN 201710491124A CN 109120140 A CN109120140 A CN 109120140A
- Authority
- CN
- China
- Prior art keywords
- compensation rate
- bridge circuit
- switching tube
- converter
- transformer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33569—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
- H02M3/33576—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
Abstract
The present invention provides a kind of bias suppressing methods and device, this method to include；The voltage value U2 of the resistance R2 of full-bridge circuit electric current when in detection converter for detecting the voltage value U1 of the secondary resistance R1 in full-bridge circuit electric current and for detecting secondary；According to U1 and U2, the bias of the transformer in converter is inhibited.Through the invention, it solves and eliminates transformer bias phenomenon mode in circuit by the way that capacitance is added in the circuit of variator in the related technology, big, the at high cost problem of the volume of the complexity height and converter that lead to circuit, reach reduction circuit complexity, reduces converter volume and cost effectiveness.
Description
Technical field
The present invention relates to power electronics fields, in particular to a kind of bias suppressing method and device.
Background technique
In power electronics field, especially DC to DC converter, isolated form BUCK-BOOST as shown in Figure 1
Circuit is in wider input voltage range compared to BUCK+ full-bridge circuit or BOOST+ full-bridge circuit in entire input voltage model
Higher efficiency can be maintained in enclosing.But in practical application since switching tube switching speed difference, driving signal postpone
Difference, the reasons such as difference of drive signal pulse width work long hours and will cause transformer appearance in circuit as described in Figure 1
Bias phenomenon, as shown in Figure 2.
Currently, the common technology of eliminating transformer bias is that capacitance is added in the topological structure of circuit, such as Fig. 3 institute
Show, capacitance is connected with transformer winding, to block DC component.Although this scheme is simple, capacitance
The complexity for increasing circuit is added, and the selection of high current occasion capacitance is extremely difficult, while increasing transformation
The volume and cost of device.
Therefore, in the related technology, inclined to eliminate transformer in circuit by the way that capacitance is added in the circuit of variator
Magnetic phenomenon mode causes the complexity of circuit to increase and the volume of converter increases, cost increases.
Summary of the invention
The embodiment of the invention provides a kind of bias suppressing method and devices, at least to solve in the related technology by becoming
Change and capacitance is added in the circuit of device eliminates transformer bias phenomenon mode in circuit, cause the complexity of circuit high and
Big, the at high cost problem of the volume of converter.
According to one embodiment of present invention, a kind of bias suppressing method is provided, comprising: for examining in detection converter
Survey the voltage value U1 of the secondary resistance R1 in full-bridge circuit electric current and when for detecting secondary the resistance R2 of full-bridge circuit electric current voltage
Value U2；According to the U1 and the U2, the bias of the transformer in the converter is inhibited.
Optionally, according to the U1 and the U2, the bias of the transformer in the converter is carried out inhibiting to include: root
According to the U1 and the U2, benefit needed for the duty cycle signals of each switching tube of main side full-bridge circuit in the converter is obtained
The amount of repaying；Pass through the compensation rate of each switching tube that will acquire and the duty cycle information of corresponding each switching tube
The mode being overlapped inhibits the bias of the transformer in converter.
Optionally, according to the U1 and the U2, each switching tube of main side full-bridge circuit in the converter is obtained
Compensation rate needed for duty cycle signals includes: the voltage difference for obtaining the U1 and the U2；According to the voltage difference, obtain
First compensation rate；The every of main side full-bridge circuit in the converter is obtained by way of judging first compensation rate
Compensation rate needed for the duty cycle signals of a switching tube.
Optionally, according to the voltage difference, obtaining the first compensation rate includes: by being filtered to the voltage difference
The mode of processing obtains first compensation rate；Alternatively, being obtained by way of carrying out amplitude limiting processing to the voltage difference
First compensation rate.
Main side full-bridge circuit in the converter is obtained alternately through the mode judged first compensation rate
Each switching tube duty cycle signals needed for compensation rate include: first compensation rate be greater than zero in the case where, it is described
The compensation rate of transformer forward direction excitation direction switching tube Q1, Q4 of main side full-bridge circuit are first compensation rate, the main side
The compensation rate of transformer negative sense excitation direction switching tube Q2, Q3 of full-bridge circuit are zero；It is minus in first compensation rate
In the case of, the compensation rate of switching tube Q1, Q4 of the main side full-bridge circuit are zero, the switching tube Q2 of the main side full-bridge circuit,
The compensation rate of Q3 is the absolute value of first compensation rate.
According to another embodiment of the invention, a kind of bias inhibition device is provided, comprising: detection module, for examining
Full-bridge circuit electricity when in survey converter for detecting the voltage value U1 of the secondary resistance R1 in full-bridge circuit electric current and for detecting secondary
The voltage value U2 of the resistance R2 of stream；Suppression module is used for according to the U1 and the U2, to the transformer in the converter
Bias is inhibited.
Optionally, the suppression module is also used to, and according to the U1 and the U2, obtains main side full-bridge in the converter
Compensation rate needed for the duty cycle signals of each switching tube of circuit；And described in each switching tube by will acquire
The mode that compensation rate is overlapped with the duty cycle information of corresponding each switching tube, to the inclined of the transformer in converter
Magnetic is inhibited.
Optionally, the suppression module is also used to, and obtains the voltage difference of the U1 and the U2；According to the voltage difference
Value obtains the first compensation rate；Main side full-bridge in the converter is obtained by way of judging first compensation rate
Compensation rate needed for the duty cycle signals of each switching tube of circuit.
Optionally, the suppression module is also used to, and by way of being filtered to the voltage difference, obtains institute
State the first compensation rate；Alternatively, obtaining first compensation rate by way of carrying out amplitude limiting processing to the voltage difference.
Optionally, the suppression module is also used to, in the case where first compensation rate is greater than zero, the main side full-bridge
The compensation rate of transformer forward direction excitation direction switching tube Q1, Q4 of circuit are first compensation rate, the main side full-bridge circuit
The compensation rate of transformer negative sense excitation direction switching tube Q2, Q3 be zero；In the minus situation of the first compensation rate, institute
The compensation rate for stating switching tube Q1, Q4 of main side full-bridge circuit is zero, the compensation rate of switching tube Q2, Q3 of the main side full-bridge circuit
For the absolute value of first compensation rate.
According to still another embodiment of the invention, a kind of storage medium is additionally provided, the storage medium includes storage
Program, wherein described program executes method described in any of the above embodiments when running.
According to still another embodiment of the invention, a kind of processor is additionally provided, the processor is used to run program,
In, described program executes method described in any of the above embodiments when running.
Through the invention, it detects in converter for detecting the voltage value U1 and use of the resistance R1 of secondary side full-bridge circuit electric current
In the voltage value U2 for the resistance R2 for detecting secondary side full-bridge circuit electric current；According to U1 and U2, to the bias of the transformer in converter
Inhibited.Due to the voltage value U1 and transformation according to the resistance R1 for detecting secondary side full-bridge circuit electric current in the original circuit of transformer
The voltage value U2 that the resistance R2 of secondary side full-bridge circuit electric current is detected in the original circuit of device, can be realized to the transformer in converter
Bias inhibited so that without adding the element of any attachment, so that it may which the effective bias for inhibiting transformer therefore can
To solve to eliminate transformer bias phenomenon side in circuit by the way that capacitance is added in the circuit of variator in the related technology
Formula, big, the at high cost problem of the volume of the complexity height and converter that lead to circuit, reaches reduction circuit complexity, reduces
Converter volume and cost effectiveness.
Detailed description of the invention
The drawings described herein are used to provide a further understanding of the present invention, constitutes part of this application, this hair
Bright illustrative embodiments and their description are used to explain the present invention, and are not constituted improper limitations of the present invention.In the accompanying drawings:
Fig. 1 is a kind of isolation BUCK-BOOST circuit diagram in the related technology；
Fig. 2 a is the whole process schematic diagram of transformer bias in the related technology；
Fig. 2 b is the progressive formation schematic diagram of the initial bias of transformer magnetizing current in the related technology；
Fig. 2 c is that transformer bias stablizes schematic diagram in the related technology；
Fig. 3 is the isolation BUCK-BOOST circuit diagram for increasing capacitance in the related technology；
Fig. 4 a is the waveform of the voltage U2 of the voltage U1 of detection resistance R1 when transformer is without bias in the related technology, resistance R2
Schematic diagram；
Fig. 4 b is the waveform of the voltage U2 of the voltage U1 of detection resistance R1 when transformer has bias in the related technology, resistance R2
Schematic diagram；
Fig. 5 is a kind of hardware block diagram of the mobile terminal of bias suppressing method of the embodiment of the present invention；
Fig. 6 is the flow chart of bias suppressing method according to an embodiment of the present invention；
Fig. 7 is a kind of process signal that BUCK-BOOST circuit bias suppressing method is isolated according to an embodiment of the present invention
Figure；
Fig. 8 is that a kind of isolation BUCK-BOOST circuit bias of the embodiment of the present invention inhibits the structural schematic diagram of device；
Fig. 9 is that isolation BUCK-BOOST circuit bias according to an embodiment of the present invention inhibits device and BUCK-BOOST circuit
Connection schematic diagram；
Figure 10 is a kind of isolation BUCK-BOOST circuit transformer exciting current schematic diagram according to an embodiment of the present invention；
Figure 11 is the structural block diagram that bias according to an embodiment of the present invention inhibits device.
Specific embodiment
Hereinafter, the present invention will be described in detail with reference to the accompanying drawings and in combination with Examples.It should be noted that not conflicting
In the case of, the features in the embodiments and the embodiments of the present application can be combined with each other.
It should be noted that description and claims of this specification and term " first " in above-mentioned attached drawing, "
Two " etc. be to be used to distinguish similar objects, without being used to describe a particular order or precedence order.
Fig. 1 is a kind of isolation BUCK-BOOST circuit diagram in the related technology.As shown in Figure 1, circuit specific embodiment
It is input voltage source for Vin, Q1, Q2, Q3, Q4, Q5, Q6 are the MOSFET of 100V, and L1 3uH, the transformer T1 turn ratio is 4:1,
SR1, SR2, SR3, SR4 are 25V synchronous rectifier, and current sampling resistor R1, R2 0.5mR, Vout is output voltage.In reality
Using when due to switching tube Q1, Q2, Q3, Q4 switching speed difference, driving signal postpone difference, drive signal pulse width
The reasons such as difference, working long hours will cause transformer T1 in circuit as shown in Figure 1 and bias phenomenon occurs.When switching tube Q1,
When Q2, Q3, Q4 switching speed difference are 80ns, the exciting current of transformer T1 is as shown in Fig. 2 a, 2b, 2c.With reference to Fig. 2 a, 2b,
2c is it is found that the unidirectional bias of transformer magnetizing current.Fig. 2 a is the whole process schematic diagram of transformer bias in the related technology, is such as schemed
Shown in 2a, transformer magnetizing current gradually rises to maximum amplitude 12A from 0.Fig. 2 b is transformer magnetizing current in the related technology
The progressive formation schematic diagram of initial bias, transformer magnetizing current one direction bias since 0.Fig. 2 c is transformation in the related technology
Device bias stablizes schematic diagram, and as shown in Figure 2 c, transformer bias is finally stable to be put in the transformer magnetizing current amplitude of oscillation in 10-12A
It is dynamic.
Fig. 3 is the isolation BUCK-BOOST circuit diagram for increasing capacitance in the related technology.As shown in figure 3, electric
Road increases capacitance C1 on circuit base as shown in Figure 1, realizes that bias is suppressed to known skill using capacitance C1
Art is just not described in detail herein.Although this scheme is simple, the addition of capacitance increases the complexity of circuit
Degree, and high current occasion, the selection of capacitance is extremely difficult, while increasing the volume and cost of converter.
In the related technology for detecting the electricity of secondary side full-bridge circuit electric current in the isolation BUCK-BOOST circuit of capacitance
The voltage U2 of the voltage U1, resistance R2 for detecting secondary side full-bridge circuit electric current that hinder R1 are as shown in figures 4 a and 4b bases
In the voltage U1 of isolation BUCK-BOOST circuital current detection resistance R1 of Fig. 1 the relevant technologies a kind of, the voltage U2 of resistance R2
Schematic diagram.Fig. 4 a is the waveform of the voltage U2 of the voltage U1 of detection resistance R1 when transformer is without bias in the related technology, resistance R2
Schematic diagram, as shown in fig. 4 a, voltage U1 and U2 amplitude are identical, are all -75mV；Fig. 4 b is that transformer has bias in the related technology
When the voltage U1 of detection resistance R1, resistance R2 voltage U2 waveform diagram, as shown in Figure 4 b, voltage U1 and U2 amplitude are not
Together, U1 is about -60mV, and U2 is about -90mV.From comparing it is found that if being sentenced according to the detected value of U1 and U2 for Fig. 4 a and Fig. 4 b
Breaking and adjusting makes U1=U2, then transformer is without bias.
Embodiment 1
Embodiment of the method provided by the embodiment of the present application 5 can be in mobile terminal, terminal or similar fortune
It calculates and is executed in device.For running on mobile terminals, Fig. 5 is a kind of movement of bias suppressing method of the embodiment of the present invention
The hardware block diagram of terminal.As shown in figure 5, mobile terminal 50 may include one or more (only showing one in figure) processing
Device 502 (processing unit that processor 502 can include but is not limited to Micro-processor MCV or programmable logic device FPGA etc.),
Memory 504 for storing data and the transmitting device 506 for communication function.Those of ordinary skill in the art can be with
Understand, structure shown in fig. 5 is only to illustrate, and does not cause to limit to the structure of above-mentioned electronic device.For example, mobile terminal 50
It may also include than shown in Fig. 5 more perhaps less component or with the configuration different from shown in Fig. 5.
Memory 504 can be used for storing the software program and module of application software, such as the bias in the embodiment of the present invention
Corresponding program instruction/the module of suppressing method, processor 502 by the software program that is stored in memory 504 of operation and
Module realizes above-mentioned method thereby executing various function application and data processing.Memory 504 may include high speed with
Machine memory, may also include nonvolatile memory, as one or more magnetic storage device, flash memory or other it is non-easily
The property lost solid-state memory.In some instances, memory 504 can further comprise depositing relative to processor 502 is remotely located
Reservoir, these remote memories can pass through network connection to mobile terminal 50.The example of above-mentioned network is including but not limited to mutual
Networking, intranet, local area network, mobile radio communication and combinations thereof.
Transmitting device 506 is used to that data to be received or sent via a network.Above-mentioned network specific example may include
The wireless network that the communication providers of mobile terminal 50 provide.In an example, transmitting device 506 includes a Network adaptation
Device (Network Interface Controller, NIC), can be connected by base station with other network equipments so as to it is mutual
Networking is communicated.In an example, transmitting device 506 can be radio frequency (Radio Frequency, RF) module, use
In wirelessly being communicated with internet.
A kind of bias suppressing method for running on above-mentioned mobile terminal is provided in the present embodiment, and Fig. 6 is according to this hair
The flow chart of the bias suppressing method of bright embodiment, as shown in fig. 6, the process includes the following steps:
Step S602 detects the voltage value U1 in converter for detecting the resistance R1 of secondary side full-bridge circuit electric current and is used for
Detect the voltage value U2 of the resistance R2 of secondary side full-bridge circuit electric current；
Step S604 inhibits the bias of the transformer in converter according to U1 and U2；
Through the above steps, according to the voltage value for the resistance R1 for detecting secondary side full-bridge circuit electric current in the original circuit of transformer
The voltage value U2 that the resistance R2 of secondary side full-bridge circuit electric current is detected in U1 and the original circuit of transformer, can be realized in converter
The bias of transformer inhibited so that without the element for adding any attachment, so that it may the effective bias for inhibiting transformer,
Therefore, it can solve and eliminate transformer bias in circuit by the way that capacitance is added in the circuit of variator in the related technology
Phenomenon mode, big, the at high cost problem of the volume of the complexity height and converter that lead to circuit, reaching reduces circuit complexity
Degree reduces converter volume and cost effectiveness.
Optionally, according to U1 and U2, the bias of the transformer in converter is carried out inhibiting to include: to be obtained according to U1 and U2
Take compensation rate needed for the duty cycle signals of each switching tube of main side full-bridge circuit in converter；It is opened by each of will acquire
The mode that the compensation rate of pipe is overlapped with the duty cycle information of corresponding each switching tube is closed, to the transformer in converter
Bias is inhibited.
Optionally, according to U1 and U2, the duty cycle signals institute of each switching tube of main side full-bridge circuit in converter is obtained
The compensation rate needed includes: the voltage difference for obtaining U1 and U2；According to voltage difference, the first compensation rate is obtained；By being mended to first
The mode that the amount of repaying is judged obtains compensation needed for the duty cycle signals of each switching tube of main side full-bridge circuit in converter
Amount.
Optionally, according to voltage difference, obtaining the first compensation rate includes: the side by being filtered to voltage difference
Formula obtains the first compensation rate；Alternatively, obtaining the first compensation rate by way of carrying out amplitude limiting processing to voltage difference.
Each of main side full-bridge circuit in converter is obtained alternately through the mode for judging the first compensation rate to open
Compensation rate needed for closing the duty cycle signals of pipe includes: the change of main side full-bridge circuit in the case where the first compensation rate is greater than zero
The compensation rate of depressor forward direction excitation direction switching tube Q1, Q4 are the first compensation rate, the transformer negative sense excitation of main side full-bridge circuit
The compensation rate of direction switch pipe Q2, Q3 are zero；In the minus situation of the first compensation rate, the switching tube of main side full-bridge circuit
The compensation rate of Q1, Q4 are zero, and the compensation rate of switching tube Q2, Q3 of main side full-bridge circuit are the absolute value of the first compensation rate.
In order to facilitate above-described embodiment is understood, it is illustrated for BUCK-BOOST circuit is isolated.
The present embodiment proposes, can effectively inhibit in the case where not adding add ons and not increasing variator volume
The method of BUCK-BOOST circuit transformer bias is isolated.
Fig. 7 is a kind of process signal that BUCK-BOOST circuit bias suppressing method is isolated according to an embodiment of the present invention
Figure.As shown in fig. 7, comprises following steps:
Step 1: in oversampled converter for detect transformer secondary full-bridge circuit electric current resistance R1 voltage value U1 and
For detecting the voltage value U2 of the resistance R2 of transformer secondary full-bridge circuit electric current.
Step 2: calculating the voltage difference Δ U of R1 and R2, processing is carried out to voltage difference Δ U and obtains compensation rate Δ d (phase
When in above-mentioned first compensation rate).The processing includes: to be filtered voltage difference Δ U or limit voltage difference Δ U
Width processing.The filtering includes that the Δ U that will be repeatedly calculated carries out average value processing；The amplitude limiting processing includes Δ U maximum
Or minimum value limitation, for example, Δ U maximum value or minimum value that selection is repeatedly calculated.
Step 3: carrying out logic judgment according to obtained compensation rate Δ d, determines and each opened in transformer primary full-bridge circuit
Close compensation rate required for pipe duty cycle signals.When Δ d is greater than 0, the compensation rate of D (Q1, Q4) is Δ d, the benefit of D2 (Q2, Q3)
The amount of repaying is 0；When Δ d is less than 0, absolute value that the compensation rate that the compensation rate of D1 is 0, D2 is Δ d.
Step 4: being superimposed by obtained compensation rate and with the duty cycle signals of corresponding switching tube, to the straight of transformer
Stream bias is inhibited.For example, D1 (Q1, Q4)=D (Q1, Q4)+Δ d, D (Q2, Q3) compensation rate is 0, after compensation after compensation
D2 (Q2, Q3)=D (Q2, Q3)+0,
Fig. 8 is that a kind of isolation BUCK-BOOST circuit bias of the embodiment of the present invention inhibits the structural schematic diagram of device, such as
Shown in Fig. 8, which includes: voltage acquisition unit；Computing unit；Logical processing unit；Bias inhibits unit.
Above-mentioned voltage acquisition unit: for obtaining in converter for detecting the electricity of the resistance R1 of secondary side full-bridge circuit electric current
For detecting the voltage U2 of the resistance R2 of secondary side full-bridge circuit electric current in pressure U1, converter.
Above-mentioned computing unit: calculating the voltage difference Δ U of resistance R1 and R2, carries out processing to voltage difference Δ U and is mended
The amount of repaying Δ d.The processing includes: to be filtered voltage difference Δ U or voltage difference Δ U is carried out amplitude limiting processing.It is described
Filtering includes that the Δ U that will be repeatedly calculated carries out average value processing；The amplitude limiting processing includes that Δ U is maximum or minimum value limits
System, for example, Δ U maximum value or minimum value that selection is repeatedly calculated.
Above-mentioned Logical processing unit: for determining the compensation of each switching tube duty cycle signals needs in main side full-bridge circuit
Amount.When Δ d is greater than 0, the compensation rate of D (Q1, Q4) is Δ d, and the compensation rate of D2 (Q2, Q3) is 0；When Δ d is less than 0, D1's
The compensation rate that compensation rate is 0, D2 is the absolute value of Δ d.
Above-mentioned bias inhibits unit: being used for switch tubing loop output duty cycle each in compensation rate and main side full-bridge circuit
Signal D superposition, is inhibited with the D.C. magnetic biasing to transformer.
Fig. 9 is that isolation BUCK-BOOST circuit bias according to an embodiment of the present invention inhibits device and BUCK-BOOST circuit
Connection schematic diagram.As shown in figure 9, main power circuit uses circuit as shown in Figure 1, circuit devcie parameter shown in Fig. 1 has above
Description, is not repeated；Bias as shown in Figure 9 inhibits device to inhibit device, the suppression of bias shown in Fig. 8 using bias as shown in Figure 8
Device processed has been described above, repeats no more.The input of voltage sampling unit is the sampled voltage U1 and U2 of R1 and R2.
Figure 10 is a kind of isolation BUCK-BOOST circuit transformer exciting current schematic diagram according to an embodiment of the present invention.This
When switching tube Q1, Q2, Q3, Q4 switching speed difference be 80ns, as described in Figure 10, the exciting current of transformer be based on 0 point it is positive and negative
Amplitude is symmetrical, amplitude be positive and negative 1A, when not using the present invention compared to Fig. 2 a, 2b, 2c the exciting current of transformer 10-12A it
Between, it is effectively suppressed using transformer magnetizing current after the method for the present invention.
In conclusion by adopting the above technical scheme, compared with prior art, above-mentioned technical proposal tool provided by the present invention
It has the following advantages: solving the problems, such as that existing BUCK-BOOST circuit works long hours bias, and without adding any device, no
The increase of volume and cost can be brought.
Through the above description of the embodiments, those skilled in the art can be understood that according to above-mentioned implementation
The method of example can be realized by means of software and necessary general hardware platform, naturally it is also possible to by hardware, but it is very much
In the case of the former be more preferably embodiment.Based on this understanding, technical solution of the present invention is substantially in other words to existing
The part that technology contributes can be embodied in the form of software products, which is stored in a storage
In medium (such as ROM/RAM, magnetic disk, CD), including some instructions are used so that a terminal device (can be mobile phone, calculate
Machine, server or network equipment etc.) execute method described in each embodiment of the present invention.
Embodiment 2
A kind of bias inhibition device is additionally provided in the present embodiment, and the device is real for realizing above-described embodiment and preferably
Mode is applied, the descriptions that have already been made will not be repeated.As used below, the soft of predetermined function may be implemented in term " module "
The combination of part and/or hardware.Although device described in following embodiment is preferably realized with software, hardware, or
The realization of the combination of software and hardware is also that may and be contemplated.
Figure 11 is the structural block diagram that bias according to an embodiment of the present invention inhibits device, and as shown in figure 11, which includes:
Detection module 112 (is equivalent to above-mentioned voltage acquisition unit), for detecting in converter for detecting secondary side full-bridge
The voltage value U2 of the voltage value U1 of the resistance R1 of circuital current and the resistance R2 for detecting secondary side full-bridge circuit electric current；
Suppression module 114 is connected to above-mentioned detection module 112, is used for according to U1 and U2, to the transformer in converter
Bias is inhibited.
Optionally, suppression module 114 is also used to, and according to U1 and U2, is obtained each of main side full-bridge circuit in converter and is opened
Compensation rate needed for closing the duty cycle signals of pipe；And it is each opened by the compensation rate for each switching tube that will acquire with corresponding
The mode that the duty cycle information of pipe is overlapped is closed, the bias of the transformer in converter is inhibited.
Optionally, suppression module 114 is also used to, and obtains the voltage difference of U1 and U2；According to voltage difference, obtains first and mend
The amount of repaying；The duty of each switching tube of main side full-bridge circuit in converter is obtained by way of judging the first compensation rate
Than compensation rate needed for signal.
Optionally, suppression module 114 is also used to, and by way of being filtered to voltage difference, is obtained first and is mended
The amount of repaying；Alternatively, obtaining the first compensation rate by way of carrying out amplitude limiting processing to voltage difference.
Optionally, suppression module 114 is also used to, in the case where the first compensation rate is greater than zero, the change of main side full-bridge circuit
The compensation rate of depressor forward direction excitation direction switching tube Q1, Q4 are the first compensation rate, the transformer negative sense excitation of main side full-bridge circuit
The compensation rate of direction switch pipe Q2, Q3 are zero；In the minus situation of the first compensation rate, the switching tube of main side full-bridge circuit
The compensation rate of Q1, Q4 are zero, and the compensation rate of switching tube Q2, Q3 of main side full-bridge circuit are the absolute value of the first compensation rate.
It should be noted that above-mentioned modules can be realized by software or hardware, for the latter, Ke Yitong
Following manner realization is crossed, but not limited to this: above-mentioned module is respectively positioned in same processor；Alternatively, above-mentioned modules are with any
Combined form is located in different processors.
Embodiment 3
The embodiments of the present invention also provide a kind of storage medium, which includes the program of storage, wherein above-mentioned
Program executes method described in any of the above embodiments when running.
Optionally, in the present embodiment, above-mentioned storage medium can be set to store the journey for executing following steps
Sequence code:
S1 detects the voltage value U1 for being used to detect the resistance R1 of secondary side full-bridge circuit electric current in converter and for detecting pair
The voltage value U2 of the resistance R2 of side full-bridge circuit electric current；
S2 inhibits the bias of the transformer in converter according to U1 and U2.
Optionally, storage medium is also configured to store the program code for executing following steps: right according to U1 and U2
The bias of transformer in converter inhibit
S1 is obtained in converter needed for the duty cycle signals of each switching tube of main side full-bridge circuit according to U1 and U2
Compensation rate；
S2 is folded by the compensation rate for each switching tube that will acquire with the duty cycle information of corresponding each switching tube
The mode added inhibits the bias of the transformer in converter.
Optionally, storage medium is also configured to store the program code for executing following steps: according to U1 and U2, obtaining
The compensation rate needed for the duty cycle signals of each switching tube of main side full-bridge circuit in converter is taken to include:
S1 obtains the voltage difference of U1 and U2；
S2 obtains the first compensation rate according to voltage difference；
S3 obtains each switching tube of main side full-bridge circuit in converter by way of judging the first compensation rate
Duty cycle signals needed for compensation rate.
Optionally, storage medium is also configured to store the program code for executing following steps: according to voltage difference,
Obtaining the first compensation rate includes:
S1 obtains the first compensation rate by way of being filtered to voltage difference；Alternatively,
S2 obtains the first compensation rate by way of carrying out amplitude limiting processing to voltage difference.
Optionally, storage medium is also configured to store the program code for executing following steps: by mending to first
The mode that the amount of repaying is judged obtains compensation needed for the duty cycle signals of each switching tube of main side full-bridge circuit in converter
Amount includes:
S1, in the case where the first compensation rate is greater than zero, the transformer forward direction excitation direction switching tube of main side full-bridge circuit
The compensation rate of Q1, Q4 are the first compensation rate, the compensation rate of transformer negative sense excitation direction switching tube Q2, Q3 of main side full-bridge circuit
It is zero；
S2, in the minus situation of the first compensation rate, the compensation rate of switching tube Q1, Q4 of main side full-bridge circuit are zero,
The compensation rate of switching tube Q2, Q3 of main side full-bridge circuit are the absolute value of the first compensation rate.
Optionally, in the present embodiment, above-mentioned storage medium can include but is not limited to: USB flash disk, read-only memory (Read-
Only Memory, referred to as ROM), it is random access memory (Random Access Memory, referred to as RAM), mobile hard
The various media that can store program code such as disk, magnetic or disk.
The embodiments of the present invention also provide a kind of processor, the processor is for running program, wherein program operation
Step in Shi Zhihang any of the above-described method.
Optionally, in the present embodiment, above procedure is for executing following steps:
Optionally, in the present embodiment, above procedure is for executing following steps:
S1 detects the voltage value U1 for being used to detect the resistance R1 of secondary side full-bridge circuit electric current in converter and for detecting pair
The voltage value U2 of the resistance R2 of side full-bridge circuit electric current；
S2 inhibits the bias of the transformer in converter according to U1 and U2.
Optionally, in the present embodiment, above procedure is for executing following steps: according to U1 and U2, in converter
The bias of transformer inhibit
S1 is obtained in converter needed for the duty cycle signals of each switching tube of main side full-bridge circuit according to U1 and U2
Compensation rate；
S2 is folded by the compensation rate for each switching tube that will acquire with the duty cycle information of corresponding each switching tube
The mode added inhibits the bias of the transformer in converter.
Optionally, in the present embodiment, above procedure is for executing following steps: according to U1 and U2, obtaining in converter
Compensation rate needed for the duty cycle signals of each switching tube of main side full-bridge circuit includes:
S1 obtains the voltage difference of U1 and U2；
S2 obtains the first compensation rate according to voltage difference；
S3 obtains each switching tube of main side full-bridge circuit in converter by way of judging the first compensation rate
Duty cycle signals needed for compensation rate.
Optionally, in the present embodiment, above procedure is for executing following steps: according to voltage difference, obtaining first and mends
The amount of repaying includes:
S1 obtains the first compensation rate by way of being filtered to voltage difference；Alternatively,
S2 obtains the first compensation rate by way of carrying out amplitude limiting processing to voltage difference.
Optionally, in the present embodiment, above procedure is for executing following steps: by judging the first compensation rate
Mode obtain compensation rate needed for the duty cycle signals of each switching tube of main side full-bridge circuit in converter and include:
S1, in the case where the first compensation rate is greater than zero, the transformer forward direction excitation direction switching tube of main side full-bridge circuit
The compensation rate of Q1, Q4 are the first compensation rate, the compensation rate of transformer negative sense excitation direction switching tube Q2, Q3 of main side full-bridge circuit
It is zero；
S2, in the minus situation of the first compensation rate, the compensation rate of switching tube Q1, Q4 of main side full-bridge circuit are zero,
The compensation rate of switching tube Q2, Q3 of main side full-bridge circuit are the absolute value of the first compensation rate.
Optionally, the specific example in the present embodiment can be with reference to described in above-described embodiment and optional embodiment
Example, details are not described herein for the present embodiment.
Obviously, those skilled in the art should be understood that each module of the above invention or each step can be with general
Computing device realize that they can be concentrated on a single computing device, or be distributed in multiple computing devices and formed
Network on, optionally, they can be realized with the program code that computing device can perform, it is thus possible to which they are stored
It is performed by computing device in the storage device, and in some cases, it can be to be different from shown in sequence execution herein
Out or description the step of, perhaps they are fabricated to each integrated circuit modules or by them multiple modules or
Step is fabricated to single integrated circuit module to realize.In this way, the present invention is not limited to any specific hardware and softwares to combine.
The foregoing is only a preferred embodiment of the present invention, is not intended to restrict the invention, for the skill of this field
For art personnel, the invention may be variously modified and varied.It is all within principle of the invention, it is made it is any modification, etc.
With replacement, improvement etc., should all be included in the protection scope of the present invention.
Claims (12)
1. a kind of bias suppressing method characterized by comprising
Full-bridge when in detection converter for detecting the voltage value U1 of the secondary resistance R1 in full-bridge circuit electric current and for detecting secondary
The voltage value U2 of the resistance R2 of circuital current；
According to the U1 and the U2, the bias of the transformer in the converter is inhibited.
2. the method according to claim 1, wherein according to the U1 and the U2, in the converter
The bias of transformer inhibit
According to the U1 and the U2, the duty cycle signals institute of each switching tube of main side full-bridge circuit in the converter is obtained
The compensation rate needed；
Pass through the compensation rate of each switching tube that will acquire and the duty cycle information of corresponding each switching tube
The mode being overlapped inhibits the bias of the transformer in converter.
3. according to the method described in claim 2, it is characterized in that, being obtained in the converter according to the U1 and the U2
Compensation rate needed for the duty cycle signals of each switching tube of main side full-bridge circuit includes:
Obtain the voltage difference of the U1 and the U2；
According to the voltage difference, the first compensation rate is obtained；
Each switch of main side full-bridge circuit in the converter is obtained by way of judging first compensation rate
Compensation rate needed for the duty cycle signals of pipe.
4. according to the method described in claim 3, it is characterized in that, obtaining the first compensation rate includes: according to the voltage difference
By way of being filtered to the voltage difference, first compensation rate is obtained；Alternatively,
By way of carrying out amplitude limiting processing to the voltage difference, first compensation rate is obtained.
5. according to the method described in claim 3, it is characterized in that, being obtained by way of judging first compensation rate
The compensation rate needed for the duty cycle signals of each switching tube of main side full-bridge circuit in the converter is taken to include:
In the case where first compensation rate is greater than zero, the transformer forward direction excitation direction switching tube of the main side full-bridge circuit
The compensation rate of Q1, Q4 are first compensation rate, transformer negative sense excitation direction switching tube Q2, Q3 of the main side full-bridge circuit
Compensation rate be zero；
In the minus situation of the first compensation rate, the compensation rate of switching tube Q1, Q4 of the main side full-bridge circuit are zero,
The compensation rate of switching tube Q2, Q3 of the main side full-bridge circuit are the absolute value of first compensation rate.
6. a kind of bias inhibits device characterized by comprising
Detection module, for detecting the voltage value U1 in converter for detecting the resistance R1 of secondary side full-bridge circuit electric current and being used for
Detect the voltage value U2 of the resistance R2 of secondary side full-bridge circuit electric current；
Suppression module, for inhibiting to the bias of the transformer in the converter according to the U1 and the U2.
7. device according to claim 6, which is characterized in that the suppression module is also used to, according to the U1 and described
U2 obtains compensation rate needed for the duty cycle signals of each switching tube of main side full-bridge circuit in the converter；And pass through
The compensation rate for each switching tube that will acquire is overlapped with the duty cycle information of corresponding each switching tube
Mode, the bias of the transformer in converter is inhibited.
8. device according to claim 7, which is characterized in that the suppression module is also used to, and obtains the U1 and described
The voltage difference of U2；According to the voltage difference, the first compensation rate is obtained；Pass through the side judged first compensation rate
Formula obtains compensation rate needed for the duty cycle signals of each switching tube of main side full-bridge circuit in the converter.
9. device according to claim 8, which is characterized in that the suppression module is also used to, by the voltage difference
The mode that value is filtered obtains first compensation rate；Alternatively, by carrying out amplitude limiting processing to the voltage difference
Mode obtains first compensation rate.
10. device according to claim 8, which is characterized in that the suppression module is also used to: in first compensation rate
In the case where zero, the compensation rate of transformer forward direction excitation direction switching tube Q1, Q4 of the main side full-bridge circuit are described
The compensation rate of first compensation rate, transformer negative sense excitation direction switching tube Q2, Q3 of the main side full-bridge circuit is zero；Described
In the minus situation of first compensation rate, the compensation rate of switching tube Q1, Q4 of the main side full-bridge circuit are zero, and the main side is complete
The compensation rate of switching tube Q2, Q3 of bridge circuit are the absolute value of first compensation rate.
11. a kind of storage medium, which is characterized in that the storage medium includes the program of storage, wherein when described program is run
Method described in any one of perform claim requirement 1 to 5.
12. a kind of processor, which is characterized in that the processor is for running program, wherein right of execution when described program is run
Benefit require any one of 1 to 5 described in method.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710491124.8A CN109120140B (en) | 2017-06-23 | 2017-06-23 | Bias suppression method and device |
| PCT/CN2018/091429 WO2018233555A1 (en) | 2017-06-23 | 2018-06-15 | Magnetic bias suppressing method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710491124.8A CN109120140B (en) | 2017-06-23 | 2017-06-23 | Bias suppression method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109120140A true CN109120140A (en) | 2019-01-01 |
| CN109120140B CN109120140B (en) | 2022-10-28 |
Family
ID=64733759
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710491124.8A Active CN109120140B (en) | 2017-06-23 | 2017-06-23 | Bias suppression method and device |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN109120140B (en) |
| WO (1) | WO2018233555A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110912430A (en) * | 2019-11-23 | 2020-03-24 | 上海沪工焊接集团股份有限公司 | Method for improving magnetic bias of inverter transformer |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203689069U (en) * | 2014-01-06 | 2014-07-02 | 山东大学 | Single-phase full bridge inverter topology bias classification processing circuit |
| CN104079176A (en) * | 2014-06-20 | 2014-10-01 | 华为技术有限公司 | Power source management method and power source |
| CN106998155A (en) * | 2017-05-17 | 2017-08-01 | 中车永济电机有限公司 | Suppress the method for transformer bias coordinated with full-bridge inverter |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002199718A (en) * | 2000-12-22 | 2002-07-12 | Sony Corp | Resonance-type switching power supply device |
| CN102645602A (en) * | 2012-05-17 | 2012-08-22 | 东华大学 | Online detection method of magnetic biasing of transformer based on attached coil |
| CN106685229A (en) * | 2015-12-08 | 2017-05-17 | 国网山东省电力公司临沂供电公司 | DC biasing digital inhibition system and method based on bidirectional full-bridge converter |
| CN106451777B (en) * | 2016-10-20 | 2019-03-15 | 广东电网有限责任公司电力科学研究院 | A kind of transformer DC magnetic bias current management method and device |
-
2017
- 2017-06-23 CN CN201710491124.8A patent/CN109120140B/en active Active
-
2018
- 2018-06-15 WO PCT/CN2018/091429 patent/WO2018233555A1/en active Application Filing
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203689069U (en) * | 2014-01-06 | 2014-07-02 | 山东大学 | Single-phase full bridge inverter topology bias classification processing circuit |
| CN104079176A (en) * | 2014-06-20 | 2014-10-01 | 华为技术有限公司 | Power source management method and power source |
| CN106998155A (en) * | 2017-05-17 | 2017-08-01 | 中车永济电机有限公司 | Suppress the method for transformer bias coordinated with full-bridge inverter |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110912430A (en) * | 2019-11-23 | 2020-03-24 | 上海沪工焊接集团股份有限公司 | Method for improving magnetic bias of inverter transformer |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109120140B (en) | 2022-10-28 |
| WO2018233555A1 (en) | 2018-12-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN205283422U (en) | A control module , switch converter, lighting system and estimator level for switch converter | |
| JP4620151B2 (en) | Non-contact power transmission circuit | |
| CN102761265B (en) | Switching power supply controller and method of operating switching power supply | |
| CN103197121B (en) | Current detection circuit and switch-type regulator provided with same | |
| CN105226840A (en) | For the active rectifier of efficient wireless power transmission | |
| CN104539165A (en) | Capacitive mode detection circuit and method for resonant converter and resonant converter | |
| CN103580000A (en) | Overvoltage protection method and circuit for switching power supply output and switching power supply provided with the circuit | |
| CN103715898B (en) | Feedback voltage sample circuit, feedback voltage blanking circuit and method | |
| CN105871203B (en) | Control equipment and corresponding control method for Pfc converter | |
| US9716954B2 (en) | DC impedance detection circuit and method for speaker | |
| CN104795984B (en) | Power supply changeover device | |
| CN104079169A (en) | Circuit of switching inductance power supply | |
| CN114301268A (en) | Dynamic biasing techniques for current sensing based on enhanced MOSFET on-resistance | |
| EP2868516A1 (en) | Method for controlling the energy transfer between two resonators of a system for contactless energy transmission, and resonator device | |
| CN109120140A (en) | bias suppressing method and device | |
| CN105634352B (en) | Engine controller over-voltage protection method and system | |
| CN109980937B (en) | Bias suppression method and device | |
| Li et al. | Exactly analysis of ZVS behavior for class E inverter with resonant components varying | |
| CN106253490A (en) | Power-supply device and the control method of power-supply device | |
| CN114172543A (en) | Modem design for wireless power transmission | |
| US9643549B2 (en) | Electronic circuit comprising two static converters operating in a quasi-resonant zero-voltage switching mode and a method of operating such a circuit | |
| CN107968583A (en) | Line loss compensation device, integrated circuit and the Switching Power Supply of Switching Power Supply | |
| CN106602939A (en) | Permanent-magnet synchronous electrical machine torque control method | |
| CN103782503A (en) | Electronically commutated electric motor | |
| CN103248246A (en) | Off-line AC-DC (alternating current-direct current) control circuit and switching circuit comprising control circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |