CN109039294B - Automatic correcting circuit for computer signal - Google Patents
Automatic correcting circuit for computer signal Download PDFInfo
- Publication number
- CN109039294B CN109039294B CN201810897232.XA CN201810897232A CN109039294B CN 109039294 B CN109039294 B CN 109039294B CN 201810897232 A CN201810897232 A CN 201810897232A CN 109039294 B CN109039294 B CN 109039294B
- Authority
- CN
- China
- Prior art keywords
- operational amplifier
- signal
- resistor
- circuit
- triode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H5/00—One-port networks comprising only passive electrical elements as network components
- H03H5/003—One-port networks comprising only passive electrical elements as network components comprising distributed impedance elements together with lumped impedance elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/68—Combinations of amplifiers, e.g. multi-channel amplifiers for stereophonics
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a computer signal automatic correction circuit, which comprises a signal input circuit, a logarithmic calibration circuit and a voltage-stabilizing output circuit, wherein the signal input circuit receives an analog signal at an input end in a signal transmission channel for receiving a signal at a computer control terminal, the logarithmic calibration circuit receives the signal output by the signal input circuit in two paths, one path is input into an in-phase input end of an operational amplifier AR1, the other path is input into a logarithmic calibration circuit consisting of an operational amplifier AR2 and a triode Q2, a differential comparison circuit consisting of the operational amplifier AR4, the operational amplifier AR5 and the operational amplifier AR6 is designed simultaneously and input into the voltage-stabilizing output circuit after differential comparison, the effect of stabilizing the output signal of the operational amplifier AR1 is achieved, and finally the voltage-stabilizing output circuit utilizes a voltage-stabilizing circuit consisting of the triode Q6 and a voltage-stabilizing tube D3 to output after stabilizing the voltage, so that the analog signal in the signal transmission channel for receiving the signal at the computer control terminal can be automatically calibrated, the stability of signal and the efficiency of signal transmission have been improved.
Description
Technical Field
The invention relates to the technical field of circuits, in particular to a computer signal automatic correction circuit.
Background
At present, with the continuous progress of science and technology, computers are favored by people since the advent, nowadays, the life of people has been changed by computers, especially under the influence of big data of today's computers, computers are more convenient for people's life completely, however, analog signals in signal transmission channels for receiving signals by computer control terminals need to be guaranteed not to distort signals under any circumstances in the transmission process, the current computers need to process more and more information, in order to guarantee the smooth operation of computers, the analog signals need to be calibrated automatically in the transmission process, so as to prevent the interference of signals with other equal frequencies, which is easy to cause the instability of signals, and leads to the distortion of signals in the transmission process.
The present invention provides a new solution to this problem.
Disclosure of Invention
In view of the above situation, in order to overcome the defects of the prior art, the present invention aims to provide an automatic correction circuit for computer signals, which has the characteristics of ingenious conception and humanized design, can automatically correct analog signals in a signal transmission channel for receiving signals by a computer control terminal, improves the stability and the efficiency of signal transmission, and simultaneously improves the anti-interference capability of the signals.
The technical scheme for solving the problem is that the automatic computer signal correcting circuit comprises a signal input circuit, a logarithmic calibration circuit and a voltage-stabilizing output circuit, wherein the signal input circuit receives an analog signal at an input end in a signal transmission channel for receiving a signal by a computer control terminal, a composite circuit consisting of an inductor L1, a capacitor C1, a capacitor C2 and a triode Q1 is used for completely discharging an abnormal signal to the ground, an LC circuit consisting of the inductor L2 and the capacitor C3 is designed for filtering, the logarithmic calibration circuit receives signals from the signal input circuit in two ways, one way is input into an AR1 non-inverting input end, the other way is input into a logarithmic calibration circuit consisting of an AR2 and a triode Q2, a differential comparison circuit consisting of an AR4, an AR5 and an AR6 is designed for differential comparison and then is input into the voltage-stabilizing output circuit, wherein the triode Q3 has the effect of detecting the output signal of the AR1, the amplitude of the output signal of the operational amplifier AR1 is adjusted, the triode Q4 feeds back a signal to the inverting input end of the operational amplifier AR1, the effect of stabilizing the output signal of the operational amplifier AR1 is achieved, meanwhile, the operational amplifier AR3 is designed to invert a negative signal output by the logarithmic calibration circuit into a positive signal, and finally, the voltage stabilizing output circuit utilizes a voltage stabilizing circuit consisting of the triode Q6 and a voltage stabilizing tube D3 to stabilize the voltage and then output the voltage, namely, the voltage stabilizing output circuit is input into a signal transmission channel for receiving signals at a computer control terminal;
the logarithmic calibration circuit comprises an operational amplifier AR1, wherein the non-inverting input end of the operational amplifier AR1 is connected with the collector of a triode Q2 and the inverting input end of an operational amplifier AR2, the non-inverting input end of the operational amplifier AR2 is connected with one end of a resistor R5, the other end of a resistor R5 is connected with ground, the base of a triode Q2 is connected with ground, the emitter of a triode Q2 is connected with the output end of the operational amplifier AR2 and the inverting input end of an operational amplifier AR3, the inverting input end of the operational amplifier AR1 is connected with one end of a resistor R3, the output end of the operational amplifier AR3 is connected with a resistor R3, one end of an inductor L3 and the collector of a triode Q3, the base of the triode Q3 is connected with the other end of a resistor R3 and one end of a capacitor C3, the other end of the capacitor C3 is connected with the collector of the triode Q3 and the non-inverting input end of the operational amplifier Q3, and the base of the capacitor C3 are connected with the non-inverting input end of the resistor R3, The base of the triode Q4 and the non-inverting input end of the operational amplifier AR4, the other end of the capacitor C8 is connected with the other end of the inductor L4, the inverting input end of the operational amplifier AR4 is connected with one end of the resistor R15 and the resistor R16, the other end of the resistor R15 is connected with the inverting input end of the operational amplifier AR5, the non-inverting input end of the operational amplifier AR5 is connected with the emitter of the triode Q5, the other end of the resistor R16 is connected with the contact 2 of the variable resistor RW1, the contact 1 of the variable resistor RW1 is connected with the power supply +15V, the contact 3 of the variable resistor RW1 is connected with the power supply-15V, the output end of the operational amplifier AR4 is connected with the other end of the resistor R7 and one end of the resistor R14 and the resistor R17, the other end of the resistor R14 and the collector of the triode Q4 are connected with the power supply +5V, the other end of the resistor R17 is connected with the inverting input end of the operational amplifier AR6, the non-inverting input end of the operational amplifier AR6 is connected with one end of the resistor R18, and the other end of the resistor R18 is connected with the output end of the operational amplifier AR5 and the output end of the operational amplifier AR 3.
Due to the adoption of the technical scheme, compared with the prior art, the invention has the following advantages;
1, a differential comparison circuit composed of an operational amplifier AR4, an operational amplifier AR5 and an operational amplifier AR6 is subjected to differential comparison and then is input into a voltage stabilization output circuit to play a role in stabilizing a static working point of a signal potential, in order to ensure the stability of the signal, a triode Q3 is designed to detect an output signal of the operational amplifier AR1, when the amplitude of the output signal of the operational amplifier AR1 is overlarge, a triode Q3 is conducted, a resistor R6 is a divider resistor to play a role in reducing the amplitude of the output signal of the operational amplifier AR1, when the potential of the output signal of the operational amplifier AR1 is overlarge, a triode Q4 feeds back a signal to an inverting input end of the operational amplifier AR1 to play a role in stabilizing the output signal of the operational amplifier AR1, because the output signal of the logarithmic calibration circuit is a negative signal, the operational amplifier AR3 is designed to invert the negative signal output of the logarithmic calibration circuit into a positive signal, and then the negative signal output end of the operational amplifier AR6 can be input into an in-phase input end on the basis of ensuring the transmission efficiency of the signal, the anti-interference capability of the signal is improved.
2, a composite circuit consisting of the inductor L1, the capacitor C1, the capacitor C2 and the triode Q1 is used for completely discharging the abnormal signals to the ground, and the inductor L2 and the capacitor C3 are designed to form an LC circuit for filtering, so that the anti-interference capacity of the signals is improved.
Drawings
FIG. 1 is a block diagram of the automatic computer signal calibration circuit of the present invention.
Fig. 2 is a schematic diagram of the automatic computer signal correction circuit of the present invention.
Detailed Description
The foregoing and other technical matters, features and effects of the present invention will be apparent from the following detailed description of the embodiments, which is to be read in connection with the accompanying drawings of fig. 1 to 2. The structural contents mentioned in the following embodiments are all referred to the attached drawings of the specification.
In the first embodiment, the automatic computer signal correction circuit includes a signal input circuit, a logarithmic calibration circuit and a voltage stabilization output circuit, the signal input circuit receives an analog signal at an input end in a signal transmission channel for receiving a signal at a computer control terminal, a composite circuit composed of an inductor L1, a capacitor C1, a capacitor C2 and a transistor Q1 is used to completely discharge an abnormal signal to the ground, an LC circuit filter composed of an inductor L2 and a capacitor C3 is designed, the logarithmic calibration circuit receives an output signal of the signal input circuit in two paths, one path is input into an non-inverting input end of an operational amplifier AR1, the other path is input into a logarithmic calibration circuit composed of an operational amplifier AR2 and a transistor Q2, a differential comparison circuit composed of an operational amplifier AR4, an operational amplifier AR5 and an operational amplifier AR6 is designed to perform differential comparison processing and then input into the voltage stabilization output circuit, wherein the transistor Q3 has an effect of detecting an output signal of the operational amplifier AR1, the amplitude of the output signal of the operational amplifier AR1 is adjusted, the triode Q4 feeds back a signal to the inverting input end of the operational amplifier AR1, the effect of stabilizing the output signal of the operational amplifier AR1 is achieved, meanwhile, the operational amplifier AR3 is designed to invert a negative signal output by the logarithmic calibration circuit into a positive signal, and finally, the voltage stabilizing output circuit utilizes a voltage stabilizing circuit consisting of the triode Q6 and a voltage stabilizing tube D3 to stabilize the voltage and then output the voltage, namely, the voltage stabilizing output circuit is input into a signal transmission channel for receiving signals at a computer control terminal;
the logarithmic calibration circuit comprises an operational amplifier AR1, wherein the non-inverting input end of the operational amplifier AR1 is connected with the collector of a triode Q2 and the inverting input end of an operational amplifier AR2, the non-inverting input end of the operational amplifier AR2 is connected with one end of a resistor R5, the other end of a resistor R5 is connected with ground, the base of a triode Q2 is connected with ground, the emitter of a triode Q2 is connected with the output end of the operational amplifier AR2 and the inverting input end of an operational amplifier AR3, the inverting input end of the operational amplifier AR1 is connected with one end of a resistor R3, the output end of the operational amplifier AR3 is connected with a resistor R3, one end of an inductor L3 and the collector of a triode Q3, the base of the triode Q3 is connected with the other end of a resistor R3 and one end of a capacitor C3, the other end of the capacitor C3 is connected with the collector of the triode Q3 and the non-inverting input end of the operational amplifier Q3, and the base of the capacitor C3 are connected with the non-inverting input end of the resistor R3, The base of the triode Q4 and the non-inverting input end of the operational amplifier AR4, the other end of the capacitor C8 is connected with the other end of the inductor L4, the inverting input end of the operational amplifier AR4 is connected with one end of the resistor R15 and the resistor R16, the other end of the resistor R15 is connected with the inverting input end of the operational amplifier AR5, the non-inverting input end of the operational amplifier AR5 is connected with the emitter of the triode Q5, the other end of the resistor R16 is connected with the contact 2 of the variable resistor RW1, the contact 1 of the variable resistor RW1 is connected with the power supply +15V, the contact 3 of the variable resistor RW1 is connected with the power supply-15V, the output end of the operational amplifier AR4 is connected with the other end of the resistor R7 and one end of the resistor R14 and the resistor R17, the other end of the resistor R14 and the collector of the triode Q4 are connected with the power supply +5V, the other end of the resistor R17 is connected with the inverting input end of the operational amplifier AR6, the non-inverting input end of the operational amplifier AR6 is connected with one end of the resistor R18, and the other end of the resistor R18 is connected with the output end of the operational amplifier AR5 and the output end of the operational amplifier AR 3.
The logarithmic calibration circuit receives signals output by a signal input circuit in two paths, one path of the logarithmic calibration circuit is input into the non-inverting input end of an operational amplifier AR1, an operational amplifier AR1 amplifies signals in phase to improve signal power, namely, the transmission rate of the signals is improved, the other path of the logarithmic calibration circuit consists of the operational amplifier AR2 and a triode Q2, the logarithmic calibration circuit performs signal logarithmic processing and signal stabilization, a differential comparison circuit consisting of the operational amplifier AR4, the operational amplifier AR5 and the operational amplifier AR6 is designed to perform differential comparison processing and then input into a voltage stabilization output circuit to play a role in stabilizing the static working point of signal potential, in order to ensure the stability of the signals, the triode Q3 is designed to detect the signals output by the operational amplifier AR1, when the amplitude of the output signal of the operational amplifier AR1 is too large, the triode Q3 is switched on, a resistor R6 is a divider resistor to play a role in reducing the amplitude of the output signal output by the operational amplifier AR1, when the potential of the output signal of the operational amplifier AR1 is too large, the triode Q4 feedback signal plays the effect of stabilizing the output signal of the operational amplifier AR1 to the inverting input end of the operational amplifier AR1, because the output signal of the logarithmic calibration circuit is a negative signal, the operational amplifier AR3 is designed to invert the negative signal output by the logarithmic calibration circuit into a positive signal, and then the positive signal can be input into the inverting input end of the operational amplifier AR6, and the anti-interference capability of the signal is improved on the basis of ensuring the signal transmission efficiency.
In the second embodiment, on the basis of the first embodiment, the voltage stabilizing output circuit receives the output signal of the logarithmic calibration circuit, and outputs the signal after stabilizing the voltage by using a voltage stabilizing circuit composed of a triode Q6 and a voltage stabilizing tube D3, so as to further improve the stability of the signal, and finally the signal is input into a signal transmission channel for receiving the signal at a computer control terminal, the collector of the triode Q6 is connected with the output end of the amplifier AR6 and one end of the resistor R19, the base of the triode Q6 is connected with the other end of the resistor R19 and the cathode of the voltage stabilizing tube D3, the anode of the voltage stabilizing tube D3 is grounded, and the emitter of the triode Q6 is connected with the signal output port.
Third, on the basis of the first embodiment, the signal input circuit receives an analog signal at an input end in a signal transmission channel for receiving a signal at a computer control terminal, a composite circuit composed of an inductor L1, a capacitor C1, a capacitor C2 and a triode Q1 is used to completely discharge an abnormal signal to the ground, an LC circuit filter composed of an inductor L2 and a capacitor C3 is designed to improve the anti-interference capability of the signal, one end of an inductor L2 is connected to the positive electrode of a polar capacitor C1 and a signal input port, the negative electrode of the polar capacitor C1 is connected to one end of an inductor L1 and the positive electrode of the polar capacitor C2, the other end of the inductor L1 is connected to the collector of the triode Q1, the base of the triode Q1 is connected to one end of a resistor R1, the other end of the resistor R1 is connected to the negative electrode of a polar capacitor C2, the emitter of the triode Q1 is grounded, the other end of the inductor L2 is connected to one end of a capacitor C3 and one end of a resistor R2, and the other end of the capacitor C3 is grounded, the other end of the resistor R2 is connected to the non-inverting input terminal of the amplifier AR 1.
When the invention is used specifically, the signal input circuit receives an analog signal of an input end in a signal transmission channel for receiving signals by a computer control terminal, a composite circuit consisting of an inductor L1, a capacitor C1, a capacitor C2 and a triode Q1 is used for completely discharging abnormal signals to the ground, an LC circuit consisting of the inductor L2 and the capacitor C3 is designed for filtering, the logarithmic calibration circuit receives signals output by the signal input circuit in two paths, one path of the signals is input into an in-phase input end of an operational amplifier AR1, the operational amplifier AR1 amplifies signals in phase to improve the signal power, namely the transmission rate of the signals, the other path of the signals is input into the logarithmic calibration circuit consisting of the operational amplifier AR2 and the triode Q2 for carrying out logarithmic processing and signal stabilization, and a differential comparison circuit consisting of the operational amplifier AR4, the operational amplifier AR5 and the operational amplifier AR6 is designed for carrying out differential comparison processing and then inputting into a voltage stabilization output circuit, the effect of stabilizing the static working point of the signal potential is achieved, in order to ensure the stability of the signal, the triode Q3 is designed to detect the output signal of the operational amplifier AR1, when the amplitude of the output signal of the operational amplifier AR1 is too large, the triode Q3 is conducted, the resistor R6 is a divider resistor, the effect of reducing the amplitude of the output signal of the operational amplifier AR1 is achieved, when the potential of the output signal of the operational amplifier AR1 is too large, the triode Q4 feeds back a signal to the inverting input end of the operational amplifier AR1, the effect of stabilizing the output signal of the operational amplifier AR1 is achieved, because the output signal of the logarithmic calibration circuit is a negative signal, the operational amplifier AR3 is designed to invert the negative signal output by the logarithmic calibration circuit into a positive signal, the positive signal can be input into the non-inverting input end of the operational amplifier AR6, and the anti-jamming capability of the signal is improved on the basis of ensuring the transmission efficiency of the signal. And finally, the voltage-stabilizing output circuit is output after voltage stabilization by using a voltage stabilizing circuit consisting of a triode Q6 and a voltage stabilizing tube D3, namely the voltage-stabilizing output circuit is input into a signal transmission channel for receiving signals at a computer control terminal.
While the invention has been described in further detail with reference to specific embodiments thereof, it is not intended that the invention be limited to the specific embodiments thereof; for those skilled in the art to which the present invention pertains and related technologies, the extension, operation method and data replacement should fall within the protection scope of the present invention based on the technical solution of the present invention.
Claims (3)
1. The automatic computer signal correcting circuit comprises a signal input circuit, a logarithmic calibration circuit and a voltage stabilizing output circuit, and is characterized in that the signal input circuit receives an analog signal at an input end in a signal transmission channel for receiving signals at a computer control terminal, a composite circuit consisting of an inductor L1, a capacitor C1, a capacitor C2 and a triode Q1 is used for completely discharging an abnormal signal to the ground, an LC circuit consisting of an inductor L2 and a capacitor C3 is designed for filtering, the logarithmic calibration circuit receives signals from the signal input circuit in two paths, one path is input into an AR1 non-inverting input end, the other path is input into the logarithmic calibration circuit consisting of an operational amplifier AR2 and a triode Q2, a differential comparison circuit consisting of an operational amplifier AR4, an operational amplifier AR5 and an operational amplifier AR6 is designed for differential comparison and then input into the voltage stabilizing output circuit, wherein the triode Q3 has the effect of detecting the output signals of the operational amplifier AR1, the amplitude of the output signal of the operational amplifier AR1 is adjusted, the triode Q4 feeds back a signal to the inverting input end of the operational amplifier AR1, the effect of stabilizing the output signal of the operational amplifier AR1 is achieved, meanwhile, the operational amplifier AR3 is designed to invert a negative signal output by the logarithmic calibration circuit into a positive signal, and finally, the voltage stabilizing output circuit utilizes a voltage stabilizing circuit consisting of the triode Q6 and a voltage stabilizing tube D3 to stabilize the voltage and then output the voltage, namely, the voltage stabilizing output circuit is input into a signal transmission channel for receiving signals at a computer control terminal;
the logarithmic calibration circuit comprises an operational amplifier AR1, wherein the non-inverting input end of the operational amplifier AR1 is connected with the collector of a triode Q2 and the inverting input end of an operational amplifier AR2, the non-inverting input end of the operational amplifier AR2 is connected with one end of a resistor R5, the other end of a resistor R5 is connected with ground, the base of a triode Q2 is connected with ground, the emitter of a triode Q2 is connected with the output end of the operational amplifier AR2 and the inverting input end of an operational amplifier AR3, the inverting input end of the operational amplifier AR1 is connected with one end of a resistor R3, the output end of the operational amplifier AR3 is connected with a resistor R3, one end of an inductor L3 and the collector of a triode Q3, the base of the triode Q3 is connected with the other end of a resistor R3 and one end of a capacitor C3, the other end of the capacitor C3 is connected with the collector of the triode Q3 and the non-inverting input end of the operational amplifier Q3, and the base of the capacitor C3 are connected with the non-inverting input end of the resistor R3, The base of the triode Q4 and the non-inverting input end of the operational amplifier AR4, the other end of the capacitor C8 is connected with the other end of the inductor L4, the inverting input end of the operational amplifier AR4 is connected with one end of the resistor R15 and the resistor R16, the other end of the resistor R15 is connected with the inverting input end of the operational amplifier AR5, the non-inverting input end of the operational amplifier AR5 is connected with the emitter of the triode Q5, the other end of the resistor R16 is connected with the contact 2 of the variable resistor RW1, the contact 1 of the variable resistor RW1 is connected with the power supply +15V, the contact 3 of the variable resistor RW1 is connected with the power supply-15V, the output end of the operational amplifier AR4 is connected with the other end of the resistor R7 and one end of the resistor R14 and the resistor R17, the other end of the resistor R14 and the collector of the triode Q4 are connected with the power supply +5V, the other end of the resistor R17 is connected with the inverting input end of the operational amplifier AR6, the non-inverting input end of the operational amplifier AR6 is connected with one end of the resistor R18, and the other end of the resistor R18 is connected with the output end of the operational amplifier AR5 and the output end of the operational amplifier AR 3.
2. The automatic correcting circuit for computer signals as claimed in claim 1, wherein the voltage stabilizing output circuit comprises a transistor Q6, the collector of the transistor Q6 is connected with the output end of the amplifier AR6 and one end of the resistor R19, the base of the transistor Q6 is connected with the other end of the resistor R19 and the negative electrode of the voltage regulator D3, the positive electrode of the voltage regulator D3 is grounded, and the emitter of the transistor Q6 is connected with the signal output port.
3. The automatic computer signal correction circuit as claimed in claim 1 or 2, wherein the signal input circuit includes an inductor L2, one end of the inductor L2 is connected to the positive terminal of the polar capacitor C1 and the signal input port, the negative terminal of the polar capacitor C1 is connected to one end of the inductor L1 and the positive terminal of the polar capacitor C2, the other end of the inductor L1 is connected to the collector of the transistor Q1, the base of the transistor Q1 is connected to one end of the resistor R1, the other end of the resistor R1 is connected to the negative terminal of the polar capacitor C2, the emitter of the transistor Q1 is grounded, the other end of the inductor L2 is connected to one end of the capacitor C3 and one end of the resistor R2, the other end of the capacitor C3 is grounded, and the other end of the resistor R2 is connected to the non-inverting input terminal of the amplifier AR 1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810897232.XA CN109039294B (en) | 2018-08-08 | 2018-08-08 | Automatic correcting circuit for computer signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810897232.XA CN109039294B (en) | 2018-08-08 | 2018-08-08 | Automatic correcting circuit for computer signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109039294A CN109039294A (en) | 2018-12-18 |
| CN109039294B true CN109039294B (en) | 2022-02-18 |
Family
ID=64632306
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810897232.XA Active CN109039294B (en) | 2018-08-08 | 2018-08-08 | Automatic correcting circuit for computer signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109039294B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110887869A (en) * | 2019-11-29 | 2020-03-17 | 苏业梅 | KYN type high-voltage board dew point detection circuitry |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6066976A (en) * | 1998-04-08 | 2000-05-23 | Mks Instruments, Inc. | Apparatus and method for improved dynamic range |
| CN101777873A (en) * | 2008-10-03 | 2010-07-14 | 斯沃奇集团研究和开发有限公司 | Method of self-calibrating a frequency synthesiser with fsk modulation at two points |
| CN203675058U (en) * | 2013-11-27 | 2014-06-25 | 苏州贝克微电子有限公司 | Frequency-compensation differential input amplifying circuit |
| CN104730300A (en) * | 2013-12-24 | 2015-06-24 | 苏州普源精电科技有限公司 | Measuring device with ALC |
| JP2016103307A (en) * | 2014-11-28 | 2016-06-02 | 力晶科技股▲ふん▼有限公司 | Internal power supply voltage auxiliary circuit, semiconductor memory and semiconductor device |
| CN108345556A (en) * | 2018-03-20 | 2018-07-31 | 黄河科技学院 | The circuit for signal conditioning of electronic product control device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1475955B1 (en) * | 2003-05-06 | 2006-05-31 | STMicroelectronics Limited | Calibration scheme for logarithmic image sensor |
| US7668521B2 (en) * | 2006-03-02 | 2010-02-23 | Broadcom Corporation | Method and system for RF front-end calibration scheme using fractional-N frequency synthesized signals and RSSI |
-
2018
- 2018-08-08 CN CN201810897232.XA patent/CN109039294B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6066976A (en) * | 1998-04-08 | 2000-05-23 | Mks Instruments, Inc. | Apparatus and method for improved dynamic range |
| CN101777873A (en) * | 2008-10-03 | 2010-07-14 | 斯沃奇集团研究和开发有限公司 | Method of self-calibrating a frequency synthesiser with fsk modulation at two points |
| CN203675058U (en) * | 2013-11-27 | 2014-06-25 | 苏州贝克微电子有限公司 | Frequency-compensation differential input amplifying circuit |
| CN104730300A (en) * | 2013-12-24 | 2015-06-24 | 苏州普源精电科技有限公司 | Measuring device with ALC |
| JP2016103307A (en) * | 2014-11-28 | 2016-06-02 | 力晶科技股▲ふん▼有限公司 | Internal power supply voltage auxiliary circuit, semiconductor memory and semiconductor device |
| CN108345556A (en) * | 2018-03-20 | 2018-07-31 | 黄河科技学院 | The circuit for signal conditioning of electronic product control device |
Non-Patent Citations (3)
| Title |
|---|
| A self-calibrating single-chip CMOS camera with logarithmic response;Markus Loose等;《 IEEE Journal of Solid-State Circuits》;20010430;第36卷(第4期);全文 * |
| 一种大动态范围自校正自定标计算机数据采集系统;田景文;《电子测量技术》;20000515;全文 * |
| 氢火焰离子化检测器电子线路设计;吴雨翠;《中国优秀博硕士学位论文全文数据库(硕士)工程科技Ⅱ辑》;20170315;全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109039294A (en) | 2018-12-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108345556B (en) | Signal regulating circuit of electronic product control device | |
| CN109104163B (en) | Bridge project management system based on Internet of things | |
| CN109067370B (en) | Electronic data signal processing circuit | |
| CN110266407B (en) | Data security protection system based on cloud computing | |
| CN109194349B (en) | Building construction real-time monitoring system based on thing networking | |
| CN109743057B (en) | Thing networking data transmission correction equipment | |
| CN109347513B (en) | bidding procurement information calibration circuit | |
| CN110376989B (en) | Industrial control system based on big data | |
| CN109613201B (en) | Signal compensation circuit of pipeline corrosion degree measuring instrument | |
| CN109831180B (en) | Signal compensation circuit for water supply remote monitoring system | |
| CN108494418B (en) | Big data signal calibration circuit | |
| EP2728748B1 (en) | Automatic gain adjusting circuit | |
| CN109963124B (en) | Distributed exhibition room environment monitoring system | |
| CN110445477A (en) | A kind of data-signal distortion adjusting circuit | |
| CN108449069B (en) | Big data signal transmission anti-jamming circuit | |
| CN104685904B (en) | Electret Condencer Microphone and its impedance transformer | |
| CN109379309B (en) | Integrated digital microwave predistortion circuit | |
| CN109088608B (en) | Electronic equipment information processing system | |
| CN110217109B (en) | Power management system of green new energy automobile | |
| CN109787565A (en) | A kind of multi-action computer data acquisition device | |
| CN109039294B (en) | Automatic correcting circuit for computer signal | |
| CN110333753B (en) | Building site information transmission system | |
| CN109116147A (en) | Electric car onboard system signal calibration circuit | |
| CN108449062B (en) | Control device of electronic product | |
| CN109104180B (en) | Electronic information data processing system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |