CN109038512B - The anti-wired instruction cycle BIT in outside is reported by mistake therefore circuit and control method - Google Patents

The anti-wired instruction cycle BIT in outside is reported by mistake therefore circuit and control method Download PDF

Info

Publication number
CN109038512B
CN109038512B CN201810895556.XA CN201810895556A CN109038512B CN 109038512 B CN109038512 B CN 109038512B CN 201810895556 A CN201810895556 A CN 201810895556A CN 109038512 B CN109038512 B CN 109038512B
Authority
CN
China
Prior art keywords
bit
mistake
state
reported
outside
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810895556.XA
Other languages
Chinese (zh)
Other versions
CN109038512A (en
Inventor
高科
彭方涛
郑磊
瞿炜烨
董宇
张婷婷
吴志渊
陶卫
张兴浩
赵建成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Institute of Space Power Sources
Original Assignee
Shanghai Institute of Space Power Sources
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Institute of Space Power Sources filed Critical Shanghai Institute of Space Power Sources
Priority to CN201810895556.XA priority Critical patent/CN109038512B/en
Publication of CN109038512A publication Critical patent/CN109038512A/en
Application granted granted Critical
Publication of CN109038512B publication Critical patent/CN109038512B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H7/00Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
    • H02H7/22Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for distribution gear, e.g. bus-bar systems; for switching devices
    • H02H7/222Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for distribution gear, e.g. bus-bar systems; for switching devices for switches
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/327Testing of circuit interrupters, switches or circuit-breakers
    • G01R31/3277Testing of circuit interrupters, switches or circuit-breakers of low voltage devices, e.g. domestic or industrial devices, such as motor protections, relays, rotation switches

Abstract

The present invention provides a kind of anti-wired instruction cycle BIT in outside to report event circuit and control method by mistake, the present invention reports event state relay K1 by mistake using an anti-BIT has line to be connected by isolating diode with all outsides, change the state that anti-BIT reports event state relay K1 by mistake while external wired instruction controls target control switch, event state relay K1 state is reported by mistake to the anti-BIT by slave computer to be acquired, identify whether there is outside to there is line to access power-supply controller of electric, and the external BIT for having line is evaded according to corresponding control method and reports event situation by mistake, finally event state relay K1 state is reported by mistake to the anti-BIT to reset.Line structure of the present invention is simple and reliable, is easy to Project Realization, avoids having period BIT caused by line to report event problem by mistake as outside, to reduce the false alarm rate of entire aircraft BIT.

Description

The anti-wired instruction cycle BIT in outside is reported by mistake therefore circuit and control method
Technical field
The present invention relates to a kind of anti-wired instruction cycle BIT in outside to report event circuit and control method by mistake.
Background technique
In empty day two-way mission, power-supply controller of electric often uses BIT mode to its work as the key equipment of aircraft Operating status periodically or continuously monitor.
Currently, the BIT of aircraft power controller mainly includes powering on BIT and period BIT both of which.For each finger Can the fault code that switch be enabled set belongs to a part of period BIT, for detecting each command switch of power-supply controller of electric It is normal to execute aircraft bus communication instruction and each command switch state of Cycle by Cycle detection.For guarantee aerial mission can By property, some important control switches of power-supply controller of electric often can both be controlled by bus communication instruction when system designs, simultaneously The outside from platform management computer, Remote Control Unit or ground installation, which can also be controlled by, line.When some instruction Switch is after according to external wired instruction execution corresponding actions, since power-supply controller of electric detects the command switch state without total It changes in the case where line communication instruction, then the period BIT of power-supply controller of electric will report failure.But actually such situation is outer Command switch state caused by portion instructs changes, and is not belonging to true fault, should be shielded.
Summary of the invention
The purpose of the present invention is to provide a kind of anti-wired instruction cycle BIT in outside to report event circuit and control method by mistake.
The present invention provides a kind of wired instruction cycle BIT wrong report in anti-outside therefore circuit, comprising:
Multiple common-anodes and isolating diode D1~Dn even;
Anti- BIT is reported by mistake therefore the common anode and the anti-BIT of state relay K1, each isolating diode D1~Dn The preceding excitation coil for reporting event state relay K1 by mistake is connected;
Platform management computer, Remote Control Unit or ground installation, the respective cathode of the isolating diode D1~Dn Computer, Remote Control Unit or ground installation are managed by external wired order line connecting platform;
Over-sampling modulate circuit, the anti-BIT report static conversion corresponding to the preceding excitation coil of event state relay K1 by mistake The contact C connection over-sampling modulate circuit, the signal after the over-sampling modulate circuit conditioning, which is sent to slave computer, to be sampled;
Power supply, the anti-BIT report the connection of dynamic translation contact A corresponding to the preceding excitation coil of event state relay K1 by mistake The power supply power supply;
Slave computer, the slave computer connect the over-sampling modulate circuit, several command switch and anti-BIT report by mistake thus state after Excitation coil after electric appliance K1, the slave computer report event state by mistake through the processed anti-BIT of the over-sampling modulate circuit for acquiring Relay K1 state, Xiang Fang BIT are reported by mistake therefore state relay K1 excitation coil sends reset instruction and sends out to each command switch Bus communication is sent to instruct;
Several command switch, several command switch and platform management computer, Remote Control Unit or ground Equipment is connected and is connected with slave computer, and several command switch come from platform management computer, remote control list for receiving The instruction of member or ground installation and slave computer simultaneously executes switch motion.
Further, in foregoing circuit, the isolating diode model BZG1D.
Further, in foregoing circuit, the anti-BIT is reported by mistake therefore state relay K1, is used for the wired finger of response external It enables and generates corresponding state amount.
Further, in foregoing circuit, the anti-BIT is reported by mistake therefore state relay type is magnetic latching relay, type Number be TL26P.
Further, in foregoing circuit, the slave computer includes internal sample circuit, CPU, decoder and OC driving electricity Road, wherein
The internal sample circuit is decoded for acquiring the processed K1 state of sampled conditioning circuit and being uploaded to CPU Device responds CPU and sends reset instruction to K1 excitation coil using OC driving circuit.
Another side according to the present invention provides a kind of above-mentioned anti-wired instruction cycle BIT wrong report in outside therefore the control of circuit Method, comprising:
Step (1): when power-supply controller of electric is powered on every time, sending a reset instruction by slave computer, reports anti-BIT by mistake event shape State relay K1 motivates state, i.e. dynamic translation contact A and static conversion contact B attached state after being reset to;
Step (2): the anti-BIT of upper computer detection is reported by mistake therefore the over-sampling modulate circuit output level of state relay K1 connection, High level indicates that there is line sending in outside, then is purged to corresponding BIT malfunction;Low level indicates that no outside has Line issues, without removing BIT malfunction;
Step (3): after slave computer has identified that outside has line to issue and remove corresponding BIT malfunction, under Position machine sends a reset instruction, and anti-BIT is reported by mistake after event state relay K1 is reset to and motivates state, waits next time external There is line sending.
Further, in the above-mentioned methods, low level indicates that there is line sending in no outside, without removing BIT failure shape In state,
Bus command Flag, logic are increased to each command switch in BIT decision logic are as follows: send command switch Go code, then Flag=1;The shutdown instruction of command switch is sent, then Flag=0;Each command switch state logic are as follows: When command switch is connected, state 1;When command switch turns off, state 0;
It is whether consistent by comparing command switch state and respective bus command Flag value in program, Lai Jinhang switch state Period BIT judgement, i.e., when both are equal, switch state BIT fault-free;Conversely, then reporting BIT failure.
Further, in the above-mentioned methods, high level indicates that there is line sending in outside, then to corresponding BIT failure During state is purged,
To evade command switch sampling and the external sequence problem for having line, setting false alarm prevention event Count of Status is examined Measured outside have line sending after, at least complete again a period taking turn sampling, side confirmation specifically removes which instruction opens The fault bit of pass.
Compared with prior art, the present invention reports event state relay K1 and the wired finger in all outsides by mistake using an anti-BIT It enables and being connected by isolating diode, change anti-BIT while external wired instruction controls target control switch and report by mistake Therefore the state of state relay K1, event state relay K1 state is reported by mistake to the anti-BIT by slave computer and is acquired, identification is It is no to there is outside to there is line to access power-supply controller of electric, and the external BIT for having line is evaded according to corresponding control method and is reported by mistake Therefore situation, finally by mistake event state relay K1 state is reported to the anti-BIT and resets.Line structure of the present invention is simple and reliable, is easy to Project Realization can make aircraft power controller automatic identification in aerial mission come from platform management computer, distally connect There is line in the outside of mouthful unit or ground installation, can make power-supply controller of electric can wired finger with automatic identification from external equipment The case where enabling, aircraft period BIT is avoided to cause wrong report failure extremely due to relevant control switch state, avoids by external wired Period BIT caused by instructing reports by mistake therefore problem, to reduce the false alarm rate of entire aircraft BIT.
Detailed description of the invention
Fig. 1 is the aircraft power controller wired instruction cycle BIT wrong report in anti-outside of one embodiment of the invention therefore electricity The electrical connection diagram on road;
Fig. 2 is that the aircraft power controller of one embodiment of the invention reports event side by mistake with the wired instruction cycle BIT in anti-outside The software flow pattern of method.
Specific embodiment
In order to make the foregoing objectives, features and advantages of the present invention clearer and more comprehensible, with reference to the accompanying drawing and specific real Applying mode, the present invention is described in further detail.
As shown in Figure 1, the present invention provides a kind of wired instruction cycle BIT wrong report in anti-outside therefore circuit, comprising:
Multiple common-anodes and isolating diode D1~Dn even;
Anti- BIT is reported by mistake therefore the common anode and the anti-BIT of state relay K1, each isolating diode D1~Dn The preceding excitation coil for reporting event state relay K1 by mistake is connected;
Platform management computer, Remote Control Unit or ground installation, the respective cathode of the isolating diode D1~Dn Computer, Remote Control Unit or ground installation are managed by external wired order line connecting platform;
Over-sampling modulate circuit, the anti-BIT report static conversion corresponding to the preceding excitation coil of event state relay K1 by mistake The contact C connection over-sampling modulate circuit, the signal after the over-sampling modulate circuit conditioning, which is sent to slave computer, to be sampled;
Power supply, the anti-BIT report the connection of dynamic translation contact A corresponding to the preceding excitation coil of event state relay K1 by mistake The power supply power supply;
Slave computer, the slave computer connect the over-sampling modulate circuit, several command switch and anti-BIT report by mistake thus state after Excitation coil after electric appliance K1, the slave computer report event state by mistake through the processed anti-BIT of the over-sampling modulate circuit for acquiring Relay K1 state, Xiang Fang BIT are reported by mistake therefore state relay K1 excitation coil sends reset instruction and sends out to each command switch Bus communication is sent to instruct;
Several command switch, several command switch and platform management computer, Remote Control Unit or ground Equipment is connected and is connected with slave computer, and several command switch come from platform management computer, remote control list for receiving The instruction of member or ground installation and slave computer simultaneously executes switch motion.
It is isolated here, the present invention has line to pass through using an anti-BIT wrong report event state relay K1 with all outsides Diode is connected, and changes anti-BIT while external wired instruction controls target control switch and reports event state relay by mistake The state of device K1, reports the anti-BIT by mistake by slave computer therefore state relay K1 state is acquired, and identifies whether have outside to have Line accesses power-supply controller of electric, and evades the external BIT for having line according to corresponding control method and report event situation by mistake, finally Event state relay K1 state is reported by mistake to the anti-BIT to reset.Line structure of the present invention is simple and reliable, is easy to Project Realization, can So that aircraft power controller automatic identification in aerial mission comes from platform management computer, remote interface unit or ground There is line in the outside of equipment, can make power-supply controller of electric that can have line from external equipment with automatic identification, avoid flying The case where device period BIT causes wrong report failure due to relevant control switch state extremely, avoids being had caused by line as outside Period BIT reports by mistake therefore problem, to reduce the false alarm rate of entire aircraft BIT.
The present invention also provides a kind of control method for reporting event circuit by mistake using the above-mentioned anti-wired instruction cycle BIT in outside, institutes The method of stating includes:
Step (1): when power-supply controller of electric is powered on every time, sending a reset instruction by slave computer, reports anti-BIT by mistake event shape State relay K1 motivates state, i.e. dynamic translation contact A and static conversion contact B attached state after being reset to;
Step (2): the anti-BIT of upper computer detection is reported by mistake therefore the over-sampling modulate circuit output level of state relay K1 connection, High level indicates that there is line sending in outside, then is purged to corresponding BIT malfunction;Low level indicates that no outside has Line issues, without removing BIT malfunction;
Step (3): after slave computer has identified that outside has line to issue and remove corresponding BIT malfunction, under Position machine sends a reset instruction, and anti-BIT is reported by mistake after event state relay K1 is reset to and motivates state, waits next time external There is line sending.
Here, the present invention proposes a kind of aircraft power controller wired instruction cycle BIT wrong report in anti-outside therefore circuit And method, circuit structure is simple, is easy to Project Realization, wired using outside in aircraft operation on orbit or ground test stage When instruction control power-supply controller of electric command switch, it effectively prevent the situation of BIT wrong report event to occur, while will not influence normal The situation of BIT report event, effectively improves the accuracy of entire aircraft BIT, reduces false alarm rate.
Embodiment one
As shown in Figure 1, the present invention provides a kind of aircraft power controller wired instruction cycle BIT wrong report event in anti-outside Circuit, including several common-anodes and isolating diode D1~Dn, anti-BIT even is reported by mistake therefore state relay K1, sampling conditioning electricity Road, slave computer and command switch.
Several common-anodes and isolating diode D1~Dn even, common anode and anti-BIT report by mistake thus state after Excitation coil is connected before electric appliance K1, and respective cathode manages computer, remote control list by external wired order line connecting platform Member or ground installation play buffer action for preventing mutual crosstalk between external command.
Preferably, the isolating diode model BZG1D.
The anti-BIT is reported by mistake therefore state relay K1, has line for response external and generates corresponding state amount, before Excitation coil connects isolating diode D1~Dn public anode, the sampling conditioning of static conversion contact C connection corresponding to preceding excitation Circuit, dynamic translation contact A connect power supply power supply.
Preferably, the anti-BIT is reported by mistake therefore state relay type is magnetic latching relay, model TL26P.
The over-sampling modulate circuit connects anti-BIT and reports by mistake therefore motivate corresponding static conversion contact before state relay K1 C send to slave computer after improving the K1 status signal generated and samples.
The slave computer, connection over-sampling modulate circuit, several command switch and anti-BIT are reported by mistake therefore are swashed after state relay K1 Coil is encouraged, internal sample circuit is for acquiring the processed K1 state of sampled conditioning circuit and being uploaded to CPU, decoder response CPU simultaneously sends reset instruction to K1 excitation coil using OC driving circuit;Meanwhile slave computer is achievable to each command switch hair The function of sending bus communication to instruct.
Described instruction switch, command coil connecting platform manage the OC of computer, Remote Control Unit or ground installation Driving circuit can receive the external command from platform management computer, Remote Control Unit or ground installation and execute switch Movement;Meanwhile the same command coil of command switch also connects the OC driving circuit of slave computer, can receive the finger from slave computer It enables and executes switch motion.
Embodiment two
As shown in Fig. 2, the present invention also provides a kind of aircraft power controller wired instruction cycle BIT in anti-outside to report by mistake Therefore control method, event circuit is reported by mistake using the wired instruction cycle BIT in anti-outside described in embodiment one, which comprises
Step (1): when power-supply controller of electric is powered on every time, a reset instruction is executed in slave computer software initialization, will be prevented BIT is reported by mistake therefore state relay K1 motivates state, i.e. dynamic translation contact A and static conversion contact B attached state after being reset to.
Step (2): after entering software main program by mistake, event state relay K1 is reported to each control switch state and anti-BIT State carries out period taking turn sampling.Particularly, to avoid the occurrence of the event of the wrong report in software implementation procedure, adopting K1 state is needed Sample sequence is placed in last.
When detecting anti-BIT wrong report therefore state relay K1 state is low level, indicate that there is line sending in no outside, Without removing BIT malfunction, i.e., subsequent judgement is carried out according to conventional BIT program.Particularly, to every in BIT decision logic One command switch increases bus command Flag, specific logic are as follows: sends going code for command switch, then Flag=1;Hair The shutdown of command switch is sent to instruct, then Flag=0.Each command switch state logic are as follows: when command switch is connected, state 1; When command switch turns off, state 0.In program by comparing command switch state and respective bus command Flag value whether one It causes, the period BIT judgement of Lai Jinhang switch state.I.e. when both are equal, switch state BIT fault-free;Conversely, then reporting BIT failure.
When detecting anti-BIT wrong report therefore state relay K1 state is high level, indicate that there is line sending in outside, Then corresponding BIT malfunction is purged.Particularly, the timing of line asks to evade command switch sampling and outside Topic is arranged " false alarm prevention event Count of Status " described in Fig. 2, that is, after having detected that there is line sending in outside, needs at least complete again Period taking turn sampling, can confirm the fault bit for specifically removing which command switch, increase the integrality and standard of program True property.In addition, by the judgement and operation 1. 2. 3. in flow chart, in addition to can be achieved to prevent external command BIT wrong report event It, will not shadow even if receiving outside in the case where some command switch has existed BIT failure has line except function Ring the situation of normal BIT report event.
Step (3): after slave computer has identified that outside has line to issue and remove corresponding BIT malfunction, hair A reset instruction is sent, anti-BIT is reported to the state that motivates after event state relay K1 is reset to by mistake, and will " false alarm prevention event state meter Number " is reset, and waiting is next time external line sending.
Each embodiment in this specification is described in a progressive manner, the highlights of each of the examples are with other The difference of embodiment, the same or similar parts in each embodiment may refer to each other.
Professional further appreciates that, unit described in conjunction with the examples disclosed in the embodiments of the present disclosure And algorithm steps, can be realized with electronic hardware, computer software, or a combination of the two, in order to clearly demonstrate hardware and The interchangeability of software generally describes each exemplary composition and step according to function in the above description.These Function is implemented in hardware or software actually, the specific application and design constraint depending on technical solution.Profession Technical staff can use different methods to achieve the described function each specific application, but this realization is not answered Think beyond the scope of this invention.
Obviously, those skilled in the art can carry out various modification and variations without departing from spirit of the invention to invention And range.If in this way, these modifications and changes of the present invention belong to the claims in the present invention and its equivalent technologies range it Interior, then the invention is also intended to include including these modification and variations.

Claims (8)

1. a kind of wired instruction cycle BIT in anti-outside is reported by mistake therefore circuit characterized by comprising
Multiple common-anodes and isolating diode D1~Dn even;
Anti- BIT is reported by mistake therefore state relay K1, and the respective anode of each isolating diode D1~Dn and the anti-BIT are reported by mistake Therefore the preceding excitation coil of state relay K1 is connected;
The respective cathode of platform management computer, Remote Control Unit or ground installation, the isolating diode D1~Dn passes through External wired order line connecting platform management computer, Remote Control Unit or ground installation;
Over-sampling modulate circuit, the anti-BIT report static conversion contact C corresponding to the preceding excitation coil of event state relay K1 by mistake The over-sampling modulate circuit is connected, the signal after the over-sampling modulate circuit conditioning, which is sent to slave computer, to be sampled;
Power supply, the anti-BIT are reported by mistake described in the connection of dynamic translation contact A corresponding to the preceding excitation coil of event state relay K1 Power supply power supply;
Slave computer, the slave computer connect the over-sampling modulate circuit, several command switch and anti-BIT and report event state relay by mistake Excitation coil after K1, the slave computer report event state relay by mistake through the processed anti-BIT of the over-sampling modulate circuit for acquiring Device K1 state, Xiang Fang BIT are reported by mistake therefore state relay K1 excitation coil sends reset instruction and sends to each command switch total Line communication instruction;
Several command switch, several command switch and platform management computer, Remote Control Unit or ground installation Be connected and be connected with slave computer, several command switch for receive come from platform management computer, Remote Control Unit or The instruction of ground installation and slave computer simultaneously executes switch motion.
2. the anti-wired instruction cycle BIT in outside as described in claim 1 is reported by mistake therefore circuit, which is characterized in that the isolation two Pole pipe model BZG1D.
3. the anti-wired instruction cycle BIT in outside as described in claim 1 is reported by mistake therefore circuit, which is characterized in that the anti-BIT is missed Event state relay K1 is reported, has line for response external and generates corresponding state amount.
4. the anti-wired instruction cycle BIT in outside as described in claim 1 is reported by mistake therefore circuit, which is characterized in that the anti-BIT is missed Reporting event state relay K1 type is magnetic latching relay, model TL26P.
5. the anti-wired instruction cycle BIT in outside as described in claim 1 is reported by mistake therefore circuit, which is characterized in that the slave computer Including internal sample circuit, CPU, decoder and OC driving circuit, wherein
The internal sample circuit reports event state relay K1 state by mistake for acquiring the processed anti-BIT of sampled conditioning circuit And it is uploaded to CPU, decoder responds CPU and sends reset instruction to K1 excitation coil using OC driving circuit.
6. using a kind of described in any item controls of the anti-wired instruction cycle BIT wrong report event circuit in outside of the claims 1~5 Method processed characterized by comprising
When power-supply controller of electric is powered on every time, a reset instruction is sent by slave computer, anti-BIT is reported by mistake event state relay K1 and answers Position is to rear excitation state, i.e. dynamic translation contact A and static conversion contact B attached state;
The anti-BIT of upper computer detection is reported by mistake therefore the over-sampling modulate circuit output level of state relay K1 connection, high level indicate There is line sending in outside, then is purged to corresponding BIT malfunction;Low level indicates that there is line sending in no outside, Without removing BIT malfunction;
After slave computer has identified that outside has line to issue and remove corresponding BIT malfunction, slave computer sends primary Anti- BIT is reported by mistake the state that motivates after event state relay K1 is reset to by reset instruction, and waiting is next time external line hair Out.
7. control method as claimed in claim 6, which is characterized in that low level indicates that there is line sending in no outside, is not necessarily to It removes in BIT malfunction, bus command Flag, logic is increased to each command switch in BIT decision logic are as follows: hair Going code for command switch is sent, then Flag=1;The shutdown instruction of command switch is sent, then Flag=0;Each command switch State logic are as follows: when command switch is connected, state 1;When command switch turns off, state 0;
It is whether consistent by comparing command switch state and respective bus command Flag value in program, the week of Lai Jinhang switch state The judgement of phase BIT, i.e., when both are equal, switch state BIT fault-free;Conversely, then reporting BIT failure.
8. control method as claimed in claim 6, which is characterized in that high level indicates that there is line sending in outside, then right
During corresponding BIT malfunction is purged, to evade command switch sampling and the external sequence problem for having line, if It sets false alarm prevention therefore Count of Status, that is, after having detected that there is line sending in outside, at least completes period taking turn sampling, side again The fault bit of which command switch is specifically removed in confirmation.
CN201810895556.XA 2018-08-08 2018-08-08 The anti-wired instruction cycle BIT in outside is reported by mistake therefore circuit and control method Active CN109038512B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810895556.XA CN109038512B (en) 2018-08-08 2018-08-08 The anti-wired instruction cycle BIT in outside is reported by mistake therefore circuit and control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810895556.XA CN109038512B (en) 2018-08-08 2018-08-08 The anti-wired instruction cycle BIT in outside is reported by mistake therefore circuit and control method

Publications (2)

Publication Number Publication Date
CN109038512A CN109038512A (en) 2018-12-18
CN109038512B true CN109038512B (en) 2019-11-05

Family

ID=64649507

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810895556.XA Active CN109038512B (en) 2018-08-08 2018-08-08 The anti-wired instruction cycle BIT in outside is reported by mistake therefore circuit and control method

Country Status (1)

Country Link
CN (1) CN109038512B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113809720B (en) * 2021-09-30 2024-03-19 陕西航空电气有限责任公司 Overvoltage detection method and device based on generator controller

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2924227B1 (en) * 2007-11-26 2009-12-11 Schneider Electric Ind Sas METHOD FOR VERIFYING A MODULE OF DIGITAL OUTPUTS OF A PROGRAMMABLE AUTOMATE AND MODULE USING THE SAME
CN101950002B (en) * 2010-08-13 2012-05-23 航天东方红卫星有限公司 Comprehensive test method of small satellite power subsystem
US9007122B2 (en) * 2013-06-05 2015-04-14 Via Technologies, Inc. Digital power gating with state retention
CN105763179B (en) * 2016-04-14 2018-08-31 北京卫星制造厂 A kind of telecommand interface circuit of satellite compatible receiver twin voltage level
CN106406353A (en) * 2016-11-16 2017-02-15 北京航空航天大学 Unmanned helicopter flight control system with fault diagnosis ability

Also Published As

Publication number Publication date
CN109038512A (en) 2018-12-18

Similar Documents

Publication Publication Date Title
CN106233553A (en) Ground fault detector
CN104101831A (en) Relay failure detection system
CN105223897A (en) A kind of rolling stock electrical control cabinet proving installation and method of testing
EP2452410A1 (en) Substation automation system with remote redundant protection function
CN105527521A (en) Relay protection device verification auxiliary equipment and monitoring system
CN109038512B (en) The anti-wired instruction cycle BIT in outside is reported by mistake therefore circuit and control method
CN101192760B (en) Remote digital switch control system and method
CN109032318A (en) A kind of power monitoring system and storage server system
CN103885375A (en) Console displaying and monitoring system
CN109342940A (en) A kind of electromagnetic relay test macro
CN110836749B (en) Remote monitoring system for leakage state of hydraulic operating mechanism
CN215006368U (en) Remote debugger and remote debugging system for intelligent tablet
CN108989058A (en) A kind of server operation method and device
CN113557533B (en) Method for detecting faults in intelligent electronic devices
CN212112224U (en) Thing networking intelligent household equipment testing arrangement
CN112886707A (en) Dry node output method and output device of converter device
CN106909088B (en) Phase selection program controller for power transmission and transformation starting and debugging
JP2002233081A (en) Equipment monitoring control system
CN112180906A (en) Fault self-diagnosis communication system and fault self-diagnosis method thereof
CN106655489B (en) Three-remote control device for medium-voltage load switch cabinet
KR101907684B1 (en) Management system of ATE for concurrent test of test object
CN103701216B (en) A kind of energy and electric power monitoring system checkout equipment
CN116298850B (en) Testing device and testing method
CN203660667U (en) Detection device for energy and electric power monitoring system
CN101929871B (en) Fault detection method of inertial system state selector

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant