CN108900284B - High-efficiency fault-tolerant wireless interface in on-chip wireless network - Google Patents

High-efficiency fault-tolerant wireless interface in on-chip wireless network Download PDF

Info

Publication number
CN108900284B
CN108900284B CN201810763985.1A CN201810763985A CN108900284B CN 108900284 B CN108900284 B CN 108900284B CN 201810763985 A CN201810763985 A CN 201810763985A CN 108900284 B CN108900284 B CN 108900284B
Authority
CN
China
Prior art keywords
data
wireless
transmission
wireless interface
network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810763985.1A
Other languages
Chinese (zh)
Other versions
CN108900284A (en
Inventor
欧阳一鸣
钱昌
杜高明
李建华
梁华国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hefei University of Technology
Original Assignee
Hefei University of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hefei University of Technology filed Critical Hefei University of Technology
Priority to CN201810763985.1A priority Critical patent/CN108900284B/en
Publication of CN108900284A publication Critical patent/CN108900284A/en
Application granted granted Critical
Publication of CN108900284B publication Critical patent/CN108900284B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/08Arrangements for detecting or preventing errors in the information received by repeating transmission, e.g. Verdan system
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7825Globally asynchronous, locally synchronous, e.g. network on chip
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/0001Systems modifying transmission characteristics according to link quality, e.g. power backoff
    • H04L1/0009Systems modifying transmission characteristics according to link quality, e.g. power backoff by adapting the channel coding
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/70Admission control; Resource allocation
    • H04L47/72Admission control; Resource allocation using reservation actions during connection setup
    • H04L47/722Admission control; Resource allocation using reservation actions during connection setup at the destination endpoint, e.g. reservation of terminal resources or buffer space
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Small-Scale Networks (AREA)

Abstract

The invention discloses a high-efficiency fault-tolerant wireless interface in an on-chip wireless network, which is characterized in that a retransmission data buffer area is arranged at a transmitting end of the wireless interface so as to reduce the transmission distance of retransmission data; confirming wireless data by adopting a wireless confirmation information combination transmission mode; different strength codes are adopted according to the data transmission error rate in the wireless network to improve the robustness of the wireless channel. The invention uses smaller extra area and power consumption overhead, completes the confirmation feedback of the on-chip wireless data efficiently, and can ensure lower network delay and higher saturation throughput in the network when the error rate is higher, thereby greatly improving the network performance.

Description

High-efficiency fault-tolerant wireless interface in on-chip wireless network
Technical Field
The invention belongs to the technical field of application of integrated circuit chip design, and particularly relates to a high-efficiency fault-tolerant wireless interface for acknowledgement signals in an on-chip network.
Background
Since the 20 th 50 s, the semiconductor technology has been rapidly developed, the chip process has been advanced, and it is expected that the gate length of the MOS transistor will be reduced from 16nm to 1nm by 2028. At the same time, the number of cores integrated on a chip is on a rapidly increasing trend, for example, Intel's to robust core processors have been upgraded to the 72-core scale. The increase of the number of on-Chip integrated cores puts higher requirements on the communication of a Network on Chip (NoC). The conventional plane metal interconnection NoC has the problems of high power consumption, high delay and the like caused by the problems of multiple hops and the like, and the requirement of on-chip communication can not be met. In order to compensate for the performance bottleneck of the conventional metal interconnection, a three-dimensional integrated circuit (3D IC), an Optical (Optical) interconnection, a Radio Frequency (RF) interconnection, and a Wireless Network-on-Chip (WiNoC) have been proposed. Wherein the 3D IC and CMOS have compatible characteristics and shorter vertical links, but their practical application is still in the beginning due to manufacturing technology and heat dissipation issues. Optical interconnects require conversion of photons and electrons, have high design complexity, high power, large area overhead, and high delay. RF interconnects have the advantages of less area overhead, lower power consumption, etc., but their implementation relies on alignment between transmission pairs, with higher manufacturing difficulty. The WiNoC adopts a wireless antenna and a wireless data transceiver to form a wired and wireless mixed network on chip, and the technology has better performance in the aspects of power consumption, delay and the like.
Although the WiNoC has both the global performance advantage obtained by the short-cut of wireless data transmission and the low power consumption and low area overhead advantage of wired transmission, the wireless communication architecture also has the defects of high error rate and the like, so that the overall reliability of the WiNoC is reduced. The Bit Error Rate (BER) of a conventional metal interconnection wire is about 10-14Much lower than the bit error rate for transmission via millimeter waves (about 10)-7) And fault hot spots are easy to form, so that the overall performance of the network is influenced. Meanwhile, with the increase of the transmission distance, the millimeter wave can have faster energy attenuation in the transmission process, and the loss of wireless signals is serious. In addition, the wireless channel is very vulnerable to the influence and damage of the external environment, and the bit error rate is also increased significantly as the chip ages.
Redundancy is typically employed to ensure reliable transmission of data in the WiNoC. In the inter-node error detection strategy of the conventional NoC structure, an additional detection module is added between each pair of nodes, and a source node can be notified to retransmit data when a fault is found, but the strategy has high area overhead, and a large number of retransmitted data packets are generated under the condition of multiple faults, so that the network throughput rate is influenced. The strategy of detecting and retransmitting based on nodes is adopted, the quantity of retransmitted data packets is reduced, the reliability of data transmission is ensured by detecting and retransmitting in a hop-to-hop manner, but a detection and retransmission module of each port can bring a large amount of area overhead. A fault-tolerant strategy based on a traditional mesh structure NoC self-adaptive erasure (RAS) is provided, a dynamic method for fault location is provided by adopting a multi-layer error correction and detection scheme, and the fault coverage is self-adapted according to requirements. There is also proposed Error Control Code (ECC) of WiNoC, which uses cross hamming code in wireless link and joint crosstalk to avoid triple Error correction and four-way parallel Error detection code (JTEC-SQED) in wired link, but this method needs to wait for the transmission of the whole data packet to complete, and has higher delay and cache area overhead. The ECC scheme is also improved, the characteristic that a plurality of wireless nodes can receive data simultaneously is utilized, a source wireless node receives data forwarded by an intermediate wireless node to a target wireless node, and the data is compared with the data in a retransmission buffer zone of the source wireless node to judge whether the data transmission is wrong or not. The prior art adopts data redundancy, path redundancy and other modes to carry out data fault tolerance, and the following problems exist together: firstly, the method can feed back the confirmation information of the data packet in the wireless channel, and cannot adopt any optimization design by utilizing the characteristic of wireless channel broadcasting; secondly, along with the enlargement of the network scale, if the data transmitted through the wireless channel is wrong near the destination node, the request for retransmitting the data from the source node needs to transmit fault information back to the source node, and then the data is retransmitted, so that the required time period is long, and a large amount of network resources are occupied; thirdly, the wireless node is used as an important node of the WiNoC, a large amount of data transmission tasks are carried, the transmission efficiency of the wireless node is seriously influenced by a large amount of data retransmission caused by data errors, even the problems of congestion and the like are caused, and the network performance is greatly reduced.
Disclosure of Invention
In order to avoid the defects in the prior art, the invention provides the wireless on-chip network fault-tolerant wireless interface, which makes full use of the broadcasting characteristics of a wireless channel and improves the transmission efficiency of wireless confirmation data; a retransmission buffer area is set, so that retransmission overhead is greatly reduced; the wireless channel adopts dynamic coding technology, thereby improving the data transmission accuracy and improving the network performance.
The invention adopts the following technical scheme for solving the technical problems:
the invention discloses a high-efficiency fault-tolerant wireless interface in an on-chip wireless network, which is characterized in that: setting a retransmission data buffer area at a sending end of a wireless interface so as to reduce the transmission distance of retransmission data; confirming wireless data by adopting a wireless confirmation information combination transmission mode; different strength codes are adopted according to the data transmission error rate in the wireless network to improve the robustness of the wireless channel.
The high-efficiency fault-tolerant wireless interface in the on-chip wireless network is also characterized in that: the wireless interface performs data transmission as follows:
step a, when any wireless interface A obtains a transmission token, checking the received condition of all wireless data in an on-chip wireless network in the previous token passing cycle to obtain data transmission confirmation information, wherein the received condition of the wireless data refers to the correctness condition that the data sent by all wireless interfaces in the network are received by the corresponding wireless interfaces, and the data transmission confirmation information comprises the received condition of the data transmitted by the node where the wireless interface A is located in the previous token passing cycle, so as to judge the correctness of the data transmitted by the wireless interface A;
if the error rate of data transmission in the on-chip wireless network exceeds the set ratio, entering the step b; if there is data transmission error in the network, but the data transmission error does not exceed the set ratio, entering step c; if the data transmission in the network is all correct, entering the step d;
step b, averagely dividing each transmission data in the wireless interface A into two sections according to the original data bit number to obtain two sections of data, respectively coding the two sections of data by adopting a BCH code to obtain two coded data with the same bit number as the original data, and then entering step c;
step c, according to the judgment of the correctness of the data transmitted by the wireless interface A, if the judgment is that: if there is error in the data transmission of the wireless interface A, retransmitting the error transmission data of the wireless interface A in the last token cycle, and then entering the step d; if not, directly entering the step d;
and d, if so: step e is entered if the wireless interface A has no data which needs to be transmitted currently; if not, after the retransmission of the error transmission data of the wireless interface A is finished, transmitting the data which needs to be transmitted currently by using the residual transmission time, reserving the last transmission period for transmitting the data transmission confirmation information received by the wireless interface A, and entering the step e;
e, transmitting the data transmission confirmation information received by the wireless interface A in a token transmission period by using a transmission period to finish the data transmission of the wireless interface A;
and f, handing over the transmission token to the next wireless interface, and finishing data transmission in all the wireless interfaces in the same way as the steps a-e.
The high-efficiency fault-tolerant wireless interface in the on-chip wireless network is also characterized in that: setting a retransmission data buffer area at a sending end of a wireless interface, when the wireless interface A sends data which needs to be transmitted currently to other wireless interfaces in a network, the wireless interface A simultaneously carries out cache backup on the sent data according to a set sequence, and selects corresponding data in the retransmission data buffer area of the wireless interface A to carry out retransmission according to all data transmission confirmation information in the on-chip wireless network in the next token transmission period.
The high-efficiency fault-tolerant wireless interface in the on-chip wireless network is also characterized in that: all wireless interfaces in the network-on-chip adopt a wireless confirmation information combination transmission mode to confirm wireless data, wherein the wireless confirmation information combination transmission mode is that when a wireless interface A obtains a transmission token, the wireless interface A combines the confirmation information of data received by the wireless interface A in a token transmission period to obtain a confirmation information data packet of the wireless interface A, and the confirmation information data packet of the wireless interface A is transmitted to other wireless interfaces in the network in a broadcast mode in the last transmission period in which the A obtains the transmission token.
The high-efficiency fault-tolerant wireless interface in the on-chip wireless network is also characterized in that: and when the wireless interface A finishes the transmission of the acknowledgement information data packet of the wireless interface A, finishing the occupation of the wireless interface A on the wireless channel, and transmitting the transmission token to the next wireless interface.
The high-efficiency fault-tolerant wireless interface in the on-chip wireless network is also characterized in that: each wireless interface in the network receives the confirmation information data packet transmitted by other wireless interfaces at any time, and each wireless interface is provided with a register which is used for identifying the confirmation information of all wireless data transmission in one token passing period and can be used for judging the network state.
Compared with the prior art, the invention has the following effects:
1. the invention combines the confirmation information of a plurality of data packets into one data packet by utilizing the characteristics of wireless transmission, saves the transmission time of confirmation signals and improves the data transmission efficiency in a wireless channel.
2. The invention sets the retransmission data buffer area at the wireless interface, when the data transmission is wrong, the data buffer area can be read in the wireless interface, and the wrong data is directly retransmitted, thereby greatly reducing the transmission delay of the retransmission data, saving the network resource and reducing the network load.
3. The invention designs a module for adaptively controlling data encoding and decoding according to the network state, and improves the robustness of wireless data when the network condition is poor.
Drawings
FIG. 1 is an overall architecture diagram of a wireless interface of the present invention;
FIG. 2 is a schematic diagram of the internal logic structure of the acknowledgment packet generation module according to the present invention;
FIG. 3 is a schematic diagram of the internal logic structure of the priority transmission arbitration module according to the present invention;
FIG. 4 is a diagram of the internal logic structure of the encoding control module and the encoding module according to the present invention;
Detailed Description
In the embodiment, the high-efficiency fault-tolerant wireless interface in the on-chip wireless network confirms the wireless data in a wireless confirmation information combination transmission mode; setting a retransmission data buffer area at a sending end of a wireless interface so as to reduce the transmission distance of retransmission data; different strength codes are adopted according to the data transmission error rate in the wireless network to improve the robustness of the wireless channel.
In this embodiment, the wireless interface performs data transmission as follows:
step a, when any wireless interface A obtains a transmission token, checking the received condition of all wireless data in an on-chip wireless network in the previous token passing cycle to obtain data transmission confirmation information, wherein the token passing cycle refers to the time used by the transmission token to sequentially pass a cycle among all wireless interfaces, and the received condition of the wireless data refers to: in a token passing cycle before the wireless interface A obtains the transmission token, namely the period from the last time the wireless interface A obtains the transmission token to the current time the wireless interface A obtains the transmission token, the correctness of the data sent by all the wireless interfaces in the network is received by the corresponding wireless interfaces, and the data transmission confirmation information comprises the received condition of the data transmitted by the node where the wireless interface A is located in the last token passing cycle, so that the correctness of the data transmitted by the wireless interface A is judged.
According to the requirements of different networks, considering factors such as a flow model, a topological structure and the like, balancing network performance, setting a ratio for a data transmission error rate, and entering a step b if the data transmission error rate in the on-chip wireless network exceeds the set ratio; if there is data transmission error in the network, but the data transmission error does not exceed the set ratio, entering step c; and if the data transmission in the network is all correct, entering the step d.
And step b, averagely dividing each transmission data in the wireless interface A into two sections according to the original data bit number to obtain two sections of data, respectively coding the two sections of data by adopting a BCH code to obtain two coded data with the same bit number as the original data, and then entering the step c.
Step c, according to the judgment of the correctness of the data transmitted by the wireless interface A, if the judgment is that: if there is error in the data transmission of the wireless interface A, retransmitting the error transmission data of the wireless interface A in the previous token cycle, and then entering the step d, wherein the token cycle refers to the time between the last time the wireless interface A obtains the transmission token and the last time finishes the data transmission and transmits the transmission token to the next wireless interface; if not, directly entering the step d.
And d, if so: step e is entered if the wireless interface A has no data which needs to be transmitted currently; if not, after the retransmission of the erroneously transmitted data of the wireless interface a is completed, the data which needs to be transmitted currently is transmitted by using the remaining transmission time, and the last transmission period is reserved for transmitting the data transmission confirmation information received by the wireless interface a, and the step e is entered, where the data transmission confirmation information is confirmation of the correctness of the data which is transmitted to the wireless interface by the other wireless interface and is received by the wireless interface in a token passing period.
And e, transmitting the data transmission confirmation information received by the wireless interface A in a token transmission period by using a transmission period to finish the data transmission of the wireless interface A.
And f, handing over the transmission token to the next wireless interface, and finishing data transmission in all the wireless interfaces in the same way as the steps a-e.
In the specific implementation, the corresponding measures also comprise:
setting a retransmission data buffer area at a sending end of a wireless interface, when the wireless interface A sends data which needs to be transmitted currently to other wireless interfaces in a network, the wireless interface A simultaneously carries out cache backup on the sent data according to a set sequence, and selects corresponding data in the retransmission data buffer area of the wireless interface A to carry out retransmission according to all data transmission confirmation information in the on-chip wireless network in the next token transmission period.
All wireless interfaces in the network-on-chip adopt a wireless confirmation information combination transmission mode to confirm wireless data, wherein the wireless confirmation information combination transmission refers to that when a wireless interface A obtains a transmission token, the wireless interface A combines the confirmation information of data received by the wireless interface A in a token transmission period to obtain a confirmation information data packet of the wireless interface A, and the confirmation information data packet of the wireless interface A is transmitted to other wireless interfaces in the network in a broadcast mode in the last transmission period in which the A obtains the transmission token.
And when the wireless interface A finishes the transmission of the acknowledgement information data packet of the wireless interface A, finishing the occupation of the wireless interface A on the wireless channel, and transmitting the transmission token to the next wireless interface.
Each wireless interface in the network receives the confirmation information data packet transmitted by other wireless interfaces at any time, a register is respectively arranged in each wireless interface and used for identifying the confirmation information of all wireless data transmission in one token passing period, and the confirmation information of the wireless data transmission can be used for judging the network state.
Conventional wireless interfaces are divided into a Transmitter (TX) and a Receiver (RX). TX consists of a Transmit Data Buffer (TDB), a serializer, a modulator, a power amplifier, and an on-chip antenna; the RX consists of an on-chip antenna, a low noise amplifier, a demodulator, a deserializer, and a Receive Data Buffer (RDB). In the process of transmission, data is firstly stored in a transmission data buffer TDB, a serializer serializes the data in the transmission data buffer TDB, a modulator modulates a low-frequency signal into a high-frequency signal which is easy for carrier transmission, and a power amplifier amplifies the power of the signal so that the signal can be transmitted through an antenna. The receiving process is the reverse of the transmitting process.
Fig. 1 is a schematic diagram of a wireless interface according to the present invention, in which an acknowledgment packet generating module, a priority transmission arbitration module, and an encoding control module are added to the wireless interface, an encoder, a Retransmission Buffer (RB) and an acknowledgment packet Buffer (AB) are added to a TX end, and a decoder is added to an RX end. And the acknowledgement data packet generating module generates a corresponding acknowledgement ACK data packet according to the correct data packet received by the RX end and stores the corresponding acknowledgement ACK data packet into an acknowledgement information data packet buffer AB. The priority sending arbitration module arbitrates the data sending of the TX end according to the received ACK information, if the data sent by the last sending time slice does not have the returned ACK information, the corresponding data stored in the RB is retransmitted, and an ACK data packet stored in the AB is sent; and if the returned ACK information exists, discarding the data stored in the corresponding RB, sending the data stored in the TDB, backing up the data into the RB, and sending the ACK data packet stored in the AB. In addition, the priority sending arbitration module also judges the current wireless network state according to the received ACK information and sends a control signal to the coding control module, so that the coding control module codes and decodes the sent and received data when the reliability of the wireless channel is poor to enhance the robustness of the wireless channel.
Fig. 2 is a schematic diagram of the internal logic structure of the confirmation Data packet generation module in the present invention, where each piece of Data received by RX is the flag of 32 bits based on the ID number WR _ ID of the 4-bit source WR, and the APG extracts the WR _ ID from the received correct Data. And meanwhile, generating an ACK data packet according to the passing of the token and the time period of wireless transmission. The ACK packet has 36 bits, wherein 4 bits are ACK message flag bits ACK _ F, each 4 bits of the following 32-bit groups 8 respectively correspond to different source WR, and each bit in the group sequentially corresponds to each transmission period. For example, if the received correct data is data transmitted in the third transmission period with WR of 0, F _02 is set to 1, and if the received correct data is data transmitted in the first transmission period with WR of 6, F _60 is set to 1. When the WR where the APG is located obtains a token, that is, data can be sent by the WR, the generated ACK data packet is stored to the AB.
Fig. 3 is a schematic diagram of an internal logic structure of the priority transmission arbitration module in the present invention, in which other 32-bit information except ACK _ F in the ACK packet received from TX is a trigger signal of a 32-bit D flip-flop group, when the corresponding bit line is a rising edge (the bit is ACK), a high level (VCC) is latched in the flip-flop, when a WR of the priority transmission arbitration module obtains a token, the ACK information latched by the flip-flop group is transmitted to an ACK signal control unit, and the ACK signal control unit extracts a corresponding ACK signal according to the WR, and controls the output of RB, AB, and TDB. If all the corresponding bits in the RB acquire the ACK, discarding the data stored in the corresponding buffer in the RB, transmitting the data of the TDB, and storing the data into the corresponding buffer in the RB at the same time; if each bit corresponding to the RB does not obtain the ACK signal, controlling the RB to retransmit; and if the corresponding part of the bits of the RB obtain the ACK, retransmitting the data which does not obtain the ACK, then sending the data stored in the TDB, and backing up the data to the RB. And if the TDB is empty, directly sending the local ACK data packet in the AB. In addition, if each bit of the corresponding WR does not receive the ACK information, the wireless network state is proved to be poor at the moment, and the ACK signal control unit controls the coding control module to carry out coding and decoding, so that the fault tolerance of data is improved.
Fig. 4 is a schematic diagram of the internal logic structures of the encoding control module and the encoding module in the present invention, wherein the encoding control module is mainly responsible for controlling the encoding and decoding module. When the priority transmission arbitration module requests the encoding control module to perform encoding and decoding, the encoding control module controls (72,36) the BCH encoding and decoding module to perform encoding and decoding on data (can correct a plurality of independent errors). A BCH encoding module is employed here at the TX end. When the preferential transmission arbitration module requires the coding control module to carry out coding and decoding, the 36-bit data is expanded into 72 bits and stored in two 36-bit buffer areas, the data in the two buffer areas are respectively transmitted in two transmission periods, and at the moment, only two data (one data flit and one piece of ACK information respectively) can be transmitted in each token time. And a BCH decoding module is arranged at the RX end, and the data received in two transmission periods are simultaneously transmitted into a decoder, decoded and restored into original data to be output. When the priority sending arbitration module does not receive the request instruction of the coding and decoding of the coding control module, the data is directly output through the multiplexer controlled by the coding control module.

Claims (4)

1. A high-efficiency fault-tolerant wireless interface in an on-chip wireless network is characterized in that a retransmission data buffer area is arranged at a transmitting end of the wireless interface so as to reduce the transmission distance of retransmission data; confirming wireless data by adopting a wireless confirmation information combination transmission mode; the robustness of a wireless channel is improved by adopting codes with different strengths according to the data transmission error rate in the wireless network;
the wireless interface performs data transmission as follows:
step a, when any wireless interface A obtains a transmission token, checking the received condition of all wireless data in an on-chip wireless network in the previous token passing cycle to obtain data transmission confirmation information, wherein the received condition of the wireless data refers to the correctness condition that the data sent by all wireless interfaces in the network are received by the corresponding wireless interfaces, and the data transmission confirmation information comprises the received condition of the data transmitted by the node where the wireless interface A is located in the previous token passing cycle, so as to judge the correctness of the data transmitted by the wireless interface A;
if the error rate of data transmission in the on-chip wireless network exceeds the set ratio, entering the step b; if there is data transmission error in the network, but the data transmission error does not exceed the set ratio, entering step c; if the data transmission in the network is all correct, entering the step d;
step b, averagely dividing each transmission data in the wireless interface A into two sections according to the original data bit number to obtain two sections of data, respectively coding the two sections of data by adopting a BCH code to obtain two coded data with the same bit number as the original data, and then entering step c;
step c, according to the judgment of the correctness of the data transmitted by the wireless interface A, if errors exist in the data transmission of the wireless interface A, the error transmission data of the wireless interface A in the previous token cycle is retransmitted, and then the step d is carried out; if not, directly entering the step d;
step d, if the wireless interface A has no data which needs to be transmitted currently, entering step e; if not, after the retransmission of the error transmission data of the wireless interface A is finished, transmitting the data which needs to be transmitted currently by using the residual transmission time, reserving the last transmission period for transmitting the data transmission confirmation information received by the wireless interface A, and entering the step e;
e, transmitting the data transmission confirmation information received by the wireless interface A in a token transmission period by using a transmission period to finish the data transmission of the wireless interface A;
step f, the transmission token is handed to the next wireless interface, and the data transmission in all the wireless interfaces is completed in the same way as the steps a to e;
all wireless interfaces in the network-on-chip adopt a wireless confirmation information combination transmission mode to confirm wireless data, wherein the wireless confirmation information combination transmission mode is that when a wireless interface A obtains a transmission token, the wireless interface A combines the confirmation information of data received by the wireless interface A in a token transmission period to obtain a confirmation information data packet of the wireless interface A, and the confirmation information data packet of the wireless interface A is transmitted to other wireless interfaces in the network in a broadcast mode in the last transmission period in which the A obtains the transmission token.
2. The high-efficiency fault-tolerant wireless interface in the on-chip wireless network as claimed in claim 1, wherein a retransmission data buffer is arranged at a sending end of the wireless interface, when the wireless interface A sends data which needs to be transmitted currently to other wireless interfaces in the network, the wireless interface A simultaneously caches and backs up the sent data according to a set sequence, and corresponding data in the retransmission data buffer of the wireless interface A is selected for retransmission in the next token cycle according to all data transmission confirmation information in the on-chip wireless network in the token transfer cycle.
3. The high efficiency fault tolerant radio interface of claim 1, wherein the occupation of the radio channel by the radio interface a is terminated after the radio interface a completes the transmission of the acknowledgement packet of the radio interface a, and the transmission token is passed to the next radio interface.
4. The high efficiency fault tolerant radio interface in a wireless network on a chip as claimed in claim 1, wherein each radio interface in the network receives the acknowledgement information packets transmitted by other radio interfaces at any time, and each radio interface is provided with a register for identifying the acknowledgement information of all radio data transmissions in a token passing period, and the acknowledgement information of the radio data transmissions can be used to determine the network status.
CN201810763985.1A 2018-07-12 2018-07-12 High-efficiency fault-tolerant wireless interface in on-chip wireless network Active CN108900284B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810763985.1A CN108900284B (en) 2018-07-12 2018-07-12 High-efficiency fault-tolerant wireless interface in on-chip wireless network

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810763985.1A CN108900284B (en) 2018-07-12 2018-07-12 High-efficiency fault-tolerant wireless interface in on-chip wireless network

Publications (2)

Publication Number Publication Date
CN108900284A CN108900284A (en) 2018-11-27
CN108900284B true CN108900284B (en) 2020-11-06

Family

ID=64349053

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810763985.1A Active CN108900284B (en) 2018-07-12 2018-07-12 High-efficiency fault-tolerant wireless interface in on-chip wireless network

Country Status (1)

Country Link
CN (1) CN108900284B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110166354B (en) * 2019-05-24 2021-03-30 合肥工业大学 Data processing system containing network-on-chip fault-tolerant routing
US11658776B2 (en) * 2019-11-08 2023-05-23 Semiconductor Components Industries, Llc Feedback and retransmission format of HARQ protocol
CN112887214B (en) * 2021-01-08 2022-10-25 北京灵汐科技有限公司 Broadcasting method, first node, network on chip, transmission method, device and medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101420355A (en) * 2008-11-28 2009-04-29 西安邮电学院 Star-cluster double-loop on chip network topology construction
CN105656773A (en) * 2016-03-24 2016-06-08 合肥工业大学 High-reliability link failure tolerance module and method aiming at transient failures and intermittent failures in network-on-chip
WO2016099810A1 (en) * 2014-12-17 2016-06-23 Intel Corporation Pipelined hybrid packet/circuit-switched network-on-chip
CN107205152A (en) * 2017-01-06 2017-09-26 华南理工大学 H.265 encoder modeling method based on the network-on-chip traffic

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101420355A (en) * 2008-11-28 2009-04-29 西安邮电学院 Star-cluster double-loop on chip network topology construction
WO2016099810A1 (en) * 2014-12-17 2016-06-23 Intel Corporation Pipelined hybrid packet/circuit-switched network-on-chip
CN105656773A (en) * 2016-03-24 2016-06-08 合肥工业大学 High-reliability link failure tolerance module and method aiming at transient failures and intermittent failures in network-on-chip
CN107205152A (en) * 2017-01-06 2017-09-26 华南理工大学 H.265 encoder modeling method based on the network-on-chip traffic

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"应用海明码和内置自测试技术设计片上网络组件";欧阳一鸣 等;《应用科学学报》;20100930;全文 *

Also Published As

Publication number Publication date
CN108900284A (en) 2018-11-27

Similar Documents

Publication Publication Date Title
CN108900284B (en) High-efficiency fault-tolerant wireless interface in on-chip wireless network
JP5619281B2 (en) Triple Play Protocol, Media Access Control Layer Protocol for Network Encoded 3 Node Bidirectional Cooperation Transmission
CN101573907B (en) Relay-assisted HARQ transmission system
CN103312478B (en) Method and system for the data transfer in data network
CN103051424B (en) A kind of radio transmitting method of unequal error protection fountain codes
CN102868604B (en) Two-dimension Mesh double buffering fault-tolerant route unit applied to network on chip
US20070259665A1 (en) Error detection and retransmission methods and devices for communication systems
WO2017092617A1 (en) Error estimation method, base station and terminal
WO2018201831A1 (en) Communication method and apparatus
CN102664716B (en) Wireless sensor network data collection method applied to real-time monitoring
CN112217599A (en) Data frame receiving method and device, and communication method and system
WO2019024891A1 (en) Unlink grant-free transmission method in urllc, user side device, and network side device
CN106487673B (en) A kind of error detection re-transmission fault tolerance rout ing unit based on triplication redundancy
CN102271033A (en) Hybrid automatic repeat request memory dynamic scheduling method and device
CN102883277B (en) Cooperative communication method based on reliable multicast MAC (Media Access Control) layer protocol
WO2022237424A1 (en) Communication method and apparatus
Leung Aggressive packet combining for error control in wireless networks
WO2020164503A1 (en) Information transmission method, terminal device and network device
WO2022012441A1 (en) Communication method and apparatus
CN102571305B (en) Implementation method for automatic repeat request (ARQ) in cooperative communication
CN107682118A (en) A kind of NoC error correction and detections based on duplication redundancy retransmit fault-tolerance approach
WO2019062555A1 (en) Data transmission method and apparatus
CN101345706A (en) Systems and methods for transmission and reception of data including processing and buffering features
US20200389184A1 (en) Network data prediction method, network data processing device and network data processing method
CN105099505A (en) Communication system for pulse ultra-wideband wireless network

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant