CN108733960A - A kind of high-speed PCB method based on built-in applied system - Google Patents
A kind of high-speed PCB method based on built-in applied system Download PDFInfo
- Publication number
- CN108733960A CN108733960A CN201810593135.1A CN201810593135A CN108733960A CN 108733960 A CN108733960 A CN 108733960A CN 201810593135 A CN201810593135 A CN 201810593135A CN 108733960 A CN108733960 A CN 108733960A
- Authority
- CN
- China
- Prior art keywords
- pcb
- built
- rule
- circuit
- speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 27
- 238000013461 design Methods 0.000 claims abstract description 36
- 238000004088 simulation Methods 0.000 claims abstract description 19
- 238000010586 diagram Methods 0.000 claims abstract description 11
- 238000009472 formulation Methods 0.000 claims description 5
- 239000000203 mixture Substances 0.000 claims description 5
- 238000012795 verification Methods 0.000 abstract description 6
- 230000002596 correlated effect Effects 0.000 abstract description 4
- 230000005611 electricity Effects 0.000 description 2
- 241000721701 Lynx Species 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 239000003973 paint Substances 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
Abstract
The present invention discloses a kind of high-speed PCB method based on built-in applied system, is related to PCB design and verification field；For signal problem, protracting circuit schematic diagram and PCB, carry out the reliability demonstration of front-end and back-end, the layout and cabling rule of component and connector are determined according to simulation result, PCB to completing wiring carries out signal integrity verification, ensure the normal operation of the circuit of design, weaken or eliminate correlated noise using the present invention, effectively inhibit noise, enhance the stability of High-Speed PCB circuit design, the success rate of product design is improved, also has important reference function in the upgrading of smart machine replacement etc., there is very high practical value and vast market prospect.
Description
Technical field
The present invention discloses a kind of PCB design method, is related to PCB design and verification field, specifically a kind of based on embedding
Enter the high-speed PCB method of formula application system.
Background technology
Contemporary electronic systems are towards encapsulation is small, scale is big, fireballing trend development, at the same time, ultra-large integrated
In circuit, the density of chip is increasing, PCB circuit design more sophisticateds.Especially in built-in applied system high speed PCB electricity
Road design is the necessary flow and important link of current numerous electronic product research and development.The present invention provides a kind of based on Embedded Application
The high-speed PCB method of system, for signal problem, protracting circuit schematic diagram and PCB carry out the reliability of front-end and back-end
Verification determines that the layout and cabling rule of component and connector, the PCB to completing wiring carry out signal according to simulation result
Integrity verification ensures the normal operation of the circuit of design, weakens or eliminate correlated noise using the present invention, effectively inhibits to make an uproar
Sound enhances the stability of High-Speed PCB circuit design, improves the success rate of product design, also replaced in the upgrading of smart machine etc.
Aspect has important reference function, has very high practical value and vast market prospect.
Invention content
The present invention in view of the shortcomings of the prior art and problem, provides a kind of high speed based on built-in applied system
PCB design method,
Concrete scheme proposed by the present invention is：
A kind of high-speed PCB method based on built-in applied system draws insertion according to the demand of built-in applied system
The circuit diagram of the High-Speed PCB circuit design of formula application system carries out front-end simulation to PCB using PCB developing instruments, and makes
The impedance control rule in PCB circuit designs and wiring parameter rule are determined, according to simulation result and the impedance control of formulation rule
The placement-and-routing that PCB components and connector are determined with wiring parameter rule, the PCB to completing placement-and-routing carry out back end signal
The simulating, verifying of integrality ensures High-Speed PCB normal operation circuit.
1/6 of length of arrangement wire delay less than rate in the method middle impedance control rule.
Front end Line emulation is carried out to the crosstalk of signal wire in PCB in the method, formulates and is keeping PCB sizes constant
In the case of, change the distance between line and line to the greatest extent, the signals layer of PCB is joined as close possible to the wiring of reference planes
Number rule.
Front end Board emulation is carried out to the crosstalk of signal wire in PCB in the method, using via and damages emulation,
Guide Wizard is run, revise signal line end connects electric resistance, improves signal wire and change in the instantaneous impedance occurs, signal waveform occurs abnormal
The case where change.
A kind of High-Speed PCB based on built-in applied system, according to the High-Speed PCB based on built-in applied system
Design method designs to obtain, wherein according to the demand of built-in applied system, draws the High-Speed PCB circuit of built-in applied system
The circuit diagram of design carries out front-end simulation to PCB using PCB developing instruments, formulates the impedance control in PCB circuit designs
Rule and wiring parameter rule, and PCB members are determined according to simulation result and the impedance control rule of formulation and wiring parameter rule
The placement-and-routing of device and connector, the PCB to completing placement-and-routing carry out the simulating, verifying of back end signal integrality, ensure high
Fast PCB normal operation circuits.
The PCB formulates 1/6 of length of arrangement wire delay less than rate of PCB circuit design middle impedances control rule.
Usefulness of the present invention is：
The present invention provides a kind of high-speed PCB method based on built-in applied system, and for signal problem, protracting circuit is former
Reason figure and PCB, carry out the reliability demonstration of front-end and back-end, according to simulation result determine component and connector layout and
Cabling rule, the PCB to completing wiring carry out signal integrity verification, ensure the normal operation of the circuit of design, utilize this hair
Bright weakening or elimination correlated noise, effectively inhibit noise, enhance the stability of High-Speed PCB circuit design, improve product design
Success rate, also being replaced etc. in the upgrading of smart machine has important reference function, has very high practical value and wide
Market prospects.
Description of the drawings
Signal transmssion line reflection simulating figure in Fig. 1 the method for the present invention；
Fig. 2 utilizes the crosstalk analogous diagram after the method for the present invention wiring parameter rule adjustment；
Fig. 3 changes the analogous diagram after series resistor using the method for the present invention；
The voltage distribution graph of electrical layer 3.3V electric power networks during Fig. 4 is designed using the method for the present invention；
The current density distributing figure of electrical layer 3.3V electric power networks during Fig. 5 is designed using the method for the present invention.
Specific implementation mode
The present invention provides a kind of high-speed PCB method based on built-in applied system, according to built-in applied system
Demand, draw the circuit diagram of the High-Speed PCB circuit design of built-in applied system, using PCB developing instruments to PCB into
Row front-end simulation, and the impedance control rule in PCB circuit designs and wiring parameter rule are formulated, according to simulation result and formulation
Impedance control rule and wiring parameter rule determine the placement-and-routing of PCB components and connector, to completing placement-and-routing
PCB carries out the simulating, verifying of back end signal integrality, ensures High-Speed PCB normal operation circuit.
There is provided a kind of base that the high-speed PCB method based on built-in applied system designs according to described simultaneously
In the High-Speed PCB of built-in applied system.
Using the method for the present invention, according to the demand of built-in applied system, the power consumption of each unit in counting circuit system,
The correct width being laid out and suitably increase electric power network, can utilize the tools such as Cadence, Altium Designer, PADS to paint
The circuit diagram of the High-Speed PCB circuit design of built-in applied system processed embodies the core used of PCB on circuit diagram figure
Piece, network controller further include CAN, Nand Flash, Data Flash, clock chip, RS232/485 interfaces, power supply pipe
The parts such as reason and data acquisition, wherein PCB are chip used if AT91SAM9263 is as master controller, K4S561632H conducts
SDRAM storage chips etc.；
Drawn circuit diagram is imported into PCB developing instruments, such as Cadence, carries out front-end simulation, and formulates PCB electricity
Impedance control rule in the design of road and wiring parameter rule；
Wherein in impedance control Rulemaking, 1/6 of length of arrangement wire delay less than rate will be required in design, capacitance can be selected
The plank that rate is 4.3, such as the signal delay of calculating is 1.47 × 108m/s, and drive rising edge dv/dt_ in the IBIS files of end
R is generally 1.43ns, therefore cabling up to 1/6 × 1.4 × 5.79=34mm, and according to l-G simulation test repeatedly, obtains minimum
The cabling of ring is 8.89mm, and the impedance of possible band-like signal wire is 52.7 Ω, and the I/O impedances of driving side are 9.6 Ω, then go here and there
The resistance value of connecting resistance can be 43.1 Ω, simulation result as shown in Figure 1；
When carrying out front end Line emulation to the crosstalk of signal wire in PCB, in the case where keeping PCB circuit board size constant, most
The distance between change line and line of big degree, the signals layer in circuit board is as close possible to reference planes, therefore line spacing can
For 0.38mm, internal layer strip line can be 0.203mm with bus plane distance, and strip line is adjusted to 0.46mm with formation distance, emulates
The results are shown in Figure 2, and the lines that signal wire scatters outward are electric field lines, and the toroid centered on signal wire is magnetic field line, can
See, crosstalk is the superposition of capacitive coupling and inductive coupled noise；
When carrying out front end Board emulation to the crosstalk of signal wire in PCB, using via and emulation is damaged, runs guide Wizard,
Revise signal line end series resistor resistance value is 46.9 Ω, by simulation analysis, wherein the crosstalk of killed network and attack network is such as
Shown in Fig. 3, the signal of network has been improved, and caused interference strength is significantly reduced on signal wire, therefore is improved
The case where change in the instantaneous impedance occurs for signal wire, and signal waveform is distorted；
The placement-and-routing that PCB components and connector are determined according to above-mentioned simulation result, after the PCB to completing placement-and-routing is carried out
The simulating, verifying of end signal integrality carries out storage Bus simulator, the emulation of Ethernet differential bus, power completeness simulation respectively
And electromagnetic compatibility analysis so that the simulation result authenticity finally obtained is strong, ensures High-Speed PCB normal operation circuit.
In addition, also carry out the simulating, verifying of PCB design front-end and back-end using other tools, for example, Hyper Lynx and
ADS emulation tools etc..
Using aforementioned present invention method, for signal problems such as related cross-talk, electromagnetic interference, ring and Power Integrities,
Effectively weaken or eliminate correlated noise, enhances the stability of High-Speed PCB circuit design, improve the success rate of product design.
Claims (6)
1. a kind of high-speed PCB method based on built-in applied system, it is characterized in that according to the need of built-in applied system
It asks, draws the circuit diagram of the High-Speed PCB circuit design of built-in applied system, before being carried out to PCB using PCB developing instruments
End emulation, and the impedance control rule in PCB circuit designs and wiring parameter rule are formulated, according to the resistance of simulation result and formulation
Anti- control rule and wiring parameter rule determine the placement-and-routing of PCB components and connector, to complete the PCB of placement-and-routing into
The simulating, verifying of row back end signal integrality ensures High-Speed PCB normal operation circuit.
2. according to the method described in claim 1, it is characterized in that length of arrangement wire delay is less than rate in the impedance control rule
1/6.
3. method according to claim 1 or 2, it is characterized in that the crosstalk to signal wire in PCB carries out front end Line emulation,
It formulates in the case where keeping PCB sizes constant, changes the distance between line and line to the greatest extent, the signals layer of PCB to the greatest extent may be used
It can be close to the wiring parameter rule of reference planes.
4. according to the method described in claim 3, it is characterized in that in PCB signal wire crosstalk carry out front end Board emulation, make
With via and emulation is damaged, runs guide Wizard, revise signal line end connects electric resistance, and it is prominent to improve signal wire generation impedance
The case where change, signal waveform is distorted.
5. a kind of High-Speed PCB based on built-in applied system, it is characterized in that being designed according to the method for claim 1
It arrives, wherein according to the demand of built-in applied system, draws the circuit theory of the High-Speed PCB circuit design of built-in applied system
Figure carries out front-end simulation using PCB developing instruments to PCB, formulates impedance control rule and wiring parameter in PCB circuit designs
Rule, and PCB components and connector are determined according to simulation result and the impedance control of formulation rule and wiring parameter rule
Placement-and-routing, the PCB to completing placement-and-routing carry out the simulating, verifying of back end signal integrality, ensure that High-Speed PCB circuit is normal
Operation.
6. PCB according to claim 5, it is characterized in that formulating the length of arrangement wire of PCB circuit design middle impedances control rule
1/6 of delay less than rate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810593135.1A CN108733960A (en) | 2018-06-11 | 2018-06-11 | A kind of high-speed PCB method based on built-in applied system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810593135.1A CN108733960A (en) | 2018-06-11 | 2018-06-11 | A kind of high-speed PCB method based on built-in applied system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108733960A true CN108733960A (en) | 2018-11-02 |
Family
ID=63933141
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810593135.1A Pending CN108733960A (en) | 2018-06-11 | 2018-06-11 | A kind of high-speed PCB method based on built-in applied system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108733960A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110610021A (en) * | 2019-07-31 | 2019-12-24 | 贵州省广播电视信息网络股份有限公司 | Method for quickly designing DDR wiring by LAYOUT |
| CN110717308A (en) * | 2019-09-12 | 2020-01-21 | 无锡江南计算技术研究所 | Multi-level high-efficiency storage system reusable design method |
| CN111278227A (en) * | 2020-03-27 | 2020-06-12 | 昆山航宇华电电子科技有限公司 | Layout and wiring method for PCB Layout of SMT32 system mainboard |
| CN114462347A (en) * | 2022-01-21 | 2022-05-10 | 深圳市亿道电子科技有限公司 | Auxiliary drawing system and method based on altium circuit design software |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102217410A (en) * | 2009-08-18 | 2011-10-12 | Aq株式会社 | Automatic transmission device and method for mobile phone terminal having one-shot call, one-shot sms, and one-shot internet access functions through nfc controller |
| CN104470266A (en) * | 2014-12-09 | 2015-03-25 | 深圳怡化电脑股份有限公司 | Method for controlling high-speed PCB signal impedance |
| CN105975703A (en) * | 2016-05-11 | 2016-09-28 | 浪潮电子信息产业股份有限公司 | To-be-laid route forming method, device and PCB |
-
2018
- 2018-06-11 CN CN201810593135.1A patent/CN108733960A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102217410A (en) * | 2009-08-18 | 2011-10-12 | Aq株式会社 | Automatic transmission device and method for mobile phone terminal having one-shot call, one-shot sms, and one-shot internet access functions through nfc controller |
| CN104470266A (en) * | 2014-12-09 | 2015-03-25 | 深圳怡化电脑股份有限公司 | Method for controlling high-speed PCB signal impedance |
| CN105975703A (en) * | 2016-05-11 | 2016-09-28 | 浪潮电子信息产业股份有限公司 | To-be-laid route forming method, device and PCB |
Non-Patent Citations (1)
| Title |
|---|
| 李俊杰等: ""嵌入式应用系统中高速ＰＣＢ设计技术的研究及实现"", 《计算机测量与控制》 * |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110610021A (en) * | 2019-07-31 | 2019-12-24 | 贵州省广播电视信息网络股份有限公司 | Method for quickly designing DDR wiring by LAYOUT |
| CN110717308A (en) * | 2019-09-12 | 2020-01-21 | 无锡江南计算技术研究所 | Multi-level high-efficiency storage system reusable design method |
| CN110717308B (en) * | 2019-09-12 | 2022-11-15 | 无锡江南计算技术研究所 | Multi-level high-efficiency storage system reusable design method |
| CN111278227A (en) * | 2020-03-27 | 2020-06-12 | 昆山航宇华电电子科技有限公司 | Layout and wiring method for PCB Layout of SMT32 system mainboard |
| CN111278227B (en) * | 2020-03-27 | 2022-10-25 | 昆山航宇华电电子科技有限公司 | Layout and wiring method for PCB Layout of SMT32 system mainboard |
| CN114462347A (en) * | 2022-01-21 | 2022-05-10 | 深圳市亿道电子科技有限公司 | Auxiliary drawing system and method based on altium circuit design software |
| CN114462347B (en) * | 2022-01-21 | 2023-02-24 | 深圳市亿道电子科技有限公司 | Auxiliary drawing system and method for circuit design software based on altium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108733960A (en) | A kind of high-speed PCB method based on built-in applied system | |
| US7913212B2 (en) | Method for determining a length of shielding of a semiconductor integrated circuit wiring | |
| CN103268380A (en) | Analogue integrated circuit layout designing method capable of improving layout efficiency | |
| CN105574245A (en) | Layout design process method for high-efficiency analogue circuit | |
| Miropolsky et al. | Modeling of bulk current injection (BCI) setups for virtual automotive IC tests | |
| Pandey | Power-aware signal integrity analysis of DDR4 data bus in onboard memory module | |
| CN104915496A (en) | Method for wiring differential signal wires and device | |
| Choi et al. | An approximate closed-form channel model for diverse interconnect applications | |
| Nayak et al. | Circuit models for bulk current injection (BCI) clamps with multiple cables | |
| CN214256720U (en) | Printed circuit board | |
| Anish et al. | Minimization of crosstalk in high speed PCB | |
| CN112601235A (en) | Test system and test method of WLAN interface | |
| CN104239632B (en) | A kind of method of reduction VGA cabling cross talk effects signals | |
| Pandey | Signal and power integrity analysis of DDR4 address bus of onboard memory module | |
| Krauter et al. | Parallelized full package signal integrity analysis using spatially distributed 3D circuit models | |
| Since et al. | Signal integrity analysis and validation of GHz I/O interface on wire bond ball grid array technology package | |
| Xiaosong et al. | Crosstalk analysis and simulation in high-speed PCB design | |
| Yang et al. | Research on Signal Integrity in High-Speed Interconnection Channel Based on SIwave | |
| Fu et al. | Signal integrity research for high-speed vedio system design based on HyperLynx simulation | |
| US7458044B2 (en) | CDM ESD event simulation and remediation thereof in application circuits | |
| Jiwei et al. | Signal-power integrity co-simulations of high speed systems via chip-package-PCB co-analysis methodology | |
| Steinecke et al. | Layout-based chip emission models using RedHawk | |
| Yook et al. | Computation of switching noise in PCBs for digital packages | |
| Higginbottom | Foreword (This foreword is not part of this Standard) | |
| Cheng et al. | Two Optimization Ways of DDR3 Transmission Line Equal-Length Wiring Based on Signal Integrity |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20181102 |
|
| RJ01 | Rejection of invention patent application after publication |