CN108377101A - Three-phase AC/DC current hysteresis-band control circuit - Google Patents
Three-phase AC/DC current hysteresis-band control circuit Download PDFInfo
- Publication number
- CN108377101A CN108377101A CN201810225856.7A CN201810225856A CN108377101A CN 108377101 A CN108377101 A CN 108377101A CN 201810225856 A CN201810225856 A CN 201810225856A CN 108377101 A CN108377101 A CN 108377101A
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- pwm
- phase
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005070 sampling Methods 0.000 claims description 6
- 230000005611 electricity Effects 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 238000012545 processing Methods 0.000 claims description 3
- 230000003750 conditioning effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 6
- 238000012360 testing method Methods 0.000 description 5
- 102100031786 Adiponectin Human genes 0.000 description 3
- 101000775469 Homo sapiens Adiponectin Proteins 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- HEZMWWAKWCSUCB-PHDIDXHHSA-N (3R,4R)-3,4-dihydroxycyclohexa-1,5-diene-1-carboxylic acid Chemical compound O[C@@H]1C=CC(C(O)=O)=C[C@H]1O HEZMWWAKWCSUCB-PHDIDXHHSA-N 0.000 description 1
- 241000208340 Araliaceae Species 0.000 description 1
- 235000005035 Panax pseudoginseng ssp. pseudoginseng Nutrition 0.000 description 1
- 235000003140 Panax quinquefolius Nutrition 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 235000008434 ginseng Nutrition 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/38—Means for preventing simultaneous conduction of switches
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/38—Means for preventing simultaneous conduction of switches
- H02M1/385—Means for preventing simultaneous conduction of switches with means for correcting output voltage deviations introduced by the dead time
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
The invention discloses three-phase AC/DC current hysteresis-band control circuits, including PLL phase lock circuitries, stagnant ring generation circuit, PWM generation circuits, dead-zone generating circuit, PI to adjust circuit；The PLL phase lock circuitries obtain line voltage sampled signal, detect the phase and frequency of alternating current and generate the unit sine wave signal consistent with frequency with alternating current phase, PWM generation circuits generate pwm signal according to the unit sine wave signal that PLL phase lock circuitries generate, dead zone is added in dead-zone generating circuit in the pwm signal that PWM generation circuits generate, and exports the pwm signal with dead zone；PI adjusts circuit and obtains busbar voltage sampled signal, PI adjustings are carried out to the error of busbar voltage sampled value and setting value, stagnant ring command signal is exported, stagnant ring signal is generated by stagnant ring generation circuit together with unit sine wave signal, pwm signal is adjusted in real time, reaches constant pressure.
Description
Technical field
The invention belongs to battery testing technical field, more particularly to a kind of three-phase AC/DC current hysteresis-band control circuit.
Background technology
With flourishing for battery industry, higher is proposed to the function, performance, reliability etc. of its test equipment
Demand.
Two level framework of ACDC and DCDC is usually used in the circuit topology of the system of battery assembly test both at home and abroad at present.Its
In, ACDC part use power frequency isolation transformer and AFE rectified feedback units combination, realize electrical isolation, power because
The effect of number correction and stable DC busbar.The PWM of ACDC（Pulse Width Modulation）Control technology it is general all
It is voltage-source type, it can easily control its output voltage on demand.But as system is tested in market to battery assembly
The indexs such as power factor, harmonic wave requirement, actual needs ensure the distortion of equipment input sine wave current waveform it is small as possible and
It is small as possible with the phase difference of network voltage.Therefore, voltage mode control is unable to reach this requirement.If closed loop can be carried out to electric current
Control, to ensure its sinusoidal waveform, it is clear that will can obtain better performance than voltage opened loop control, and can solve existing electricity
The not high problem and current harmonics of power factor caused by the assembly test existing voltage mode control method of system of pond are bigger than normal to ask
Topic.
Invention content
In view of the deficienciess of the prior art, the present invention provides a kind of three-phase AC/DC current hysteresis-band control circuit, solve existing
The not high problem and current harmonics of power factor caused by thering is battery assembly to test system voltage type control method problem bigger than normal,
Current tracking effect is good, power factor is high, current harmonics is low.
In order to solve the above-mentioned technical problem, the technical solution adopted by the present invention is：Three-phase AC/DC current hysteresis-band control circuit,
Circuit is adjusted including PLL phase lock circuitries, stagnant ring generation circuit, PWM generation circuits, dead-zone generating circuit, PI；The PLL locking phases
Circuit obtains line voltage sampled signal, detects the phase and frequency of alternating current and generate the list consistent with frequency with alternating current phase
Position sine wave signal, PWM generation circuits generate pwm signal, dead zone production according to the unit sine wave signal that PLL phase lock circuitries generate
Dead zone is added in raw circuit in the pwm signal that PWM generation circuits generate, and exports the pwm signal with dead zone；The PI adjusts circuit
Busbar voltage sampled signal is obtained, PI adjustings are carried out to the error of busbar voltage sampled value and setting value, stagnant fourth finger is exported and enables letter
Number, stagnant ring signal is generated by stagnant ring generation circuit together with unit sine wave signal, pwm signal is adjusted in real time, reaches constant pressure.
Further, the PLL phase lock circuitries are the computing circuit being made of multiplier and four-way operational amplifier structure
At integrating circuit constitute the closed loop circuit of an entirety, detect alternating current A phase voltages sampled signals, alternating current B, C phase voltage respectively
Sampled signal exports a unit sine wave signal consistent with mains waveform phase.
Further, it includes reference voltage circuit by being constituted with reference to source chip and respectively by transporting that the PI, which adjusts circuit,
Calculate subtracter, scaling circuit, integrating circuit and superimposer that amplifier is constituted, the reference voltage circuit output constant pressure ginseng
Signal is examined as setting value, setting value inputs subtracter with busbar voltage sampled value, generates voltage error signal, voltage error letter
It number is input to scaling circuit and integrating circuit generates error rate signal and error intergal signal, be then input to superposition
Device is superposed to error PI signals, exports stagnant ring command signal.
Further, the stagnant ring generation circuit includes computing circuit, the operational amplifier being made of four-quadrant multiplier
The signal conditioning circuit of composition, computing circuit are sinusoidal by the unit that alternating current virtual voltage sampled signal and PLL phase lock circuitries generate
Wave signal operation obtains the command voltage waveform of Hysteresis Current, and high/low stagnant ring signal is exported after being improved by operational amplifier.
Further, the PWM generation circuits include comparator and d type flip flop, and PWM generation circuits obtain current sample letter
Number, the comparator is compared and overturns with high/low stagnant ring signal to current sampling signal, and energizing signal is exported to D and triggered
Device, output pwm signal.
Further, the dead-zone generating circuit include RC delay circuits, NOT gate and with door, RC delay circuits are non-
Between door and door, delay is generated, pwm signal is added dead time after NOT gate, the processing with door, exports with dead zone
Pwm signal.
Compared with prior art, the invention has the advantages that：Control mode is simple, is easy to hardware realization, reliable operation, electric current
Tracking effect is good, high without tracking error, precision, and power factor is high, current harmonics is low, and dynamic response is fast, and is easily achieved.
Description of the drawings
Fig. 1 is the circuit diagram of the present invention；
Fig. 2 is the PLL phase lock circuitry schematic diagrams of the present invention；
Fig. 3 is that the PI of the present invention adjusts circuit diagram；
Fig. 4 is the stagnant ring generation circuit schematic diagram of the present invention；
Fig. 5 is the PWM generation circuit schematic diagrams of the present invention；
Fig. 6 is the dead-zone generating circuit schematic diagram of the present invention.
Specific implementation mode
Below in conjunction with the accompanying drawings and specific embodiment the present invention is further illustrated.
As shown in Figure 1, three-phase AC/DC current hysteresis-band control circuit, including PLL phase lock circuitries 1, stagnant ring generation circuit 2, PWM
Generation circuit 4, dead-zone generating circuit 5, PI adjust circuit 3；PLL phase lock circuitries 1 obtain line voltage sampled signal, detection alternating current
Phase and frequency and generate the unit sine wave signal consistent with frequency with alternating current phase, PWM generation circuits 4 are according to PLL
The unit sine wave signal that phase lock circuitry 1 generates generates pwm signal, the PWM that dead-zone generating circuit 5 is generated in PWM generation circuits 4
Dead zone is added in signal, exports the pwm signal with dead zone；PI adjusts circuit 3 and obtains busbar voltage sampled signal, to busbar voltage
The error of sampled value and setting value carries out PI adjustings, exports stagnant ring command signal, is produced by stagnant ring together with unit sine wave signal
Raw circuit 2 generates stagnant ring signal, is adjusted in real time to pwm signal, achievees the purpose that constant pressure, i.e. PWM generation circuits 4 are adopted according to electric current
Sample signal and stagnant ring signal generate pwm signal.
PLL phase lock circuitries 1 are the integrating circuit that the computing circuit being made of multiplier and four-way operational amplifier are constituted
The closed loop circuit of an entirety is constituted, as shown in Fig. 2, including AD633 multipliers A 6, AD633 multipliers B7, OP400 integral electricity
Road 8, AD633 multiplier C9 detect alternating current A phase voltages sampled signal, alternating current B, C phase voltage sampled signal respectively, generate one
The unit sine wave signal consistent with mains waveform phase.
As shown in figure 3, it includes the reference voltage circuit 10 being made of reference source chip, by operation amplifier that PI, which adjusts circuit 3,
The subtracter 11 of device composition, the scaling circuit 12 being made of operational amplifier, the integrating circuit being made of operational amplifier
13 and the superimposer 14 that is made of operational amplifier, reference voltage circuit 10 generate constant pressure reference signal, this signal is as constant pressure
Setting value, setting value and busbar voltage sampled value input subtracter 11, generate voltage error signal, voltage error signal input
Error rate signal and error intergal signal are generated to scaling circuit 12 and integrating circuit 13, is then input to superimposer
14, error PI signals are superposed to, stagnant ring command signal is exported, input to the stagnant ring generation circuit of rear class.
Stagnant ring generation circuit 2 includes the signal tune that the computing circuit being made of four-quadrant multiplier, operational amplifier are constituted
Circuit is managed, the unit sine wave signal operation that computing circuit is generated by alternating current virtual voltage sampled signal and PLL phase lock circuitries 1 obtains
The command voltage waveform for going out Hysteresis Current, exports stagnant ring signal after being improved by operational amplifier.As shown in figure 4, be respectively by
AD633 multiplier D15, AD633 multipliers E16, add circuit 17, subtraction circuit 18 are constituted, and AD633 multipliers D15 is according to mother
Line voltage sampled signal and line voltage sampled signal operation obtain hysteresis band signal, and AD633 multipliers D16 is according to stagnant fourth finger
It enables signal and unit sine wave signal operation obtain stagnant ring group calibration signal, high stagnant ring is exported after being improved by add circuit 17 and is believed
Number, pass through subtraction circuit 18 improve after export low-hysteresis signal.
As shown in figure 5, PWM generation circuits 4 include comparator A19, comparator B20 and d type flip flop 21, PWM generation circuits 4
Current sampling signal is obtained, comparator A19 is compared current sampling signal with high stagnant ring signal, comparator B20 is to electric current
Sampled signal is compared with low-hysteresis signal, and energizing signal is given to d type flip flop 21, generates PWM waveform, i.e. output pwm signal.
As shown in fig. 6, dead-zone generating circuit 5 include RC delay circuits 24, NOT gate 23 and with door 22, NOT gate 23 by
74HC14 is constituted, is made of 74HC11 with door 22, and RC delay circuits 24 are between NOT gate 23 and door 22, in generation between down tube
Delay, prevent on IGBT down tube straight-through, dead time, output is added after NOT gate 23, the processing with door 22 in pwm signal
Pwm signal with dead zone.
In conclusion voltage sampling signal of the PLL phase lock circuitries of the present invention according to alternating current, generates consistent with its phase
Unit sine wave signal, this signal adjust circuit according to the sampled signal of DC bus-bar voltage and the PI tune of reference signal with by PI
It saves the stagnant ring command signal generated together, the stagnant ring signal of height is generated by stagnant ring generation circuit, PWM occurs circuit and adopted according to electric current
After sample signal and the stagnant ring signal of height generate PWM, the pwm signal with dead zone is generated by dead-zone generating circuit.
Certainly, above description is not limitation of the present invention, and the present invention is also not limited to the example above, the art
Those of ordinary skill, the present invention essential scope in, the variations, modifications, additions or substitutions made, should all belong to the present invention
Protection domain.
Claims (6)
1. three-phase AC/DC current hysteresis-band control circuit, it is characterised in that：Including PLL phase lock circuitries, stagnant ring generation circuit, PWM productions
Raw circuit, dead-zone generating circuit, PI adjust circuit；The PLL phase lock circuitries obtain line voltage sampled signal, detect alternating current
Phase and frequency and the unit sine wave signal consistent with frequency with alternating current phase is generated, PWM generation circuits are according to PLL locking phases
The unit sine wave signal that circuit generates generates pwm signal, and dead-zone generating circuit is in the pwm signal that PWM generation circuits generate
Dead zone is added, exports the pwm signal with dead zone；The PI adjusts circuit and obtains busbar voltage sampled signal, is adopted to busbar voltage
The error of sample value and setting value carries out PI adjustings, exports stagnant ring command signal, is generated by stagnant ring together with unit sine wave signal
Circuit generates stagnant ring signal, is adjusted in real time to pwm signal.
2. three-phase AC/DC current hysteresis-band control circuit according to claim 1, it is characterised in that：The PLL phase lock circuitries
It is that the integrating circuit that the computing circuit being made of multiplier and four-way operational amplifier are constituted constitutes the closed loop electricity of an entirety
Alternating current A phase voltages sampled signal, alternating current B, C phase voltage sampled signal, output one and mains waveform phase one are detected in road respectively
The unit sine wave signal of cause.
3. three-phase AC/DC current hysteresis-band control circuit according to claim 2, it is characterised in that：The PI adjusts circuit packet
Include the reference voltage circuit by constituting with reference to source chip and the subtracter being made of respectively operational amplifier, scaling circuit,
Integrating circuit and superimposer, the reference voltage circuit export constant pressure reference signal as setting value, setting value and busbar voltage
Sampled value inputs subtracter, generates voltage error signal, and voltage error signal is input to scaling circuit and integrating circuit production
Raw error rate signal and error intergal signal, are then input to superimposer, are superposed to error PI signals, export stagnant fourth finger and enable letter
Number.
4. three-phase AC/DC current hysteresis-band control circuit according to claim 3, it is characterised in that：The stagnant ring generation circuit
Include the signal conditioning circuit that the computing circuit being made of four-quadrant multiplier, operational amplifier are constituted, computing circuit is by alternating current
The unit sine wave signal operation that virtual voltage sampled signal and PLL phase lock circuitries generate obtains the command voltage wave of Hysteresis Current
Shape exports high/low stagnant ring signal after being improved by operational amplifier.
5. three-phase AC/DC current hysteresis-band control circuit according to claim 4, it is characterised in that：The PWM generation circuits
Including comparator and d type flip flop, PWM generation circuits obtain current sampling signal, the comparator to current sampling signal with it is high/
Low-hysteresis signal is compared and overturns, and energizing signal is exported to d type flip flop, output pwm signal.
6. according to claim 1-5 any one of them three-phase AC/DC current hysteresis-band control circuits, it is characterised in that：The dead zone
Generation circuit include RC delay circuits, NOT gate and with door, RC delay circuits between NOT gate and door, generate delay, PWM letter
Number by NOT gate, with after the processing of door, dead time is added, exports the pwm signal with dead zone.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810225856.7A CN108377101A (en) | 2018-03-19 | 2018-03-19 | Three-phase AC/DC current hysteresis-band control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810225856.7A CN108377101A (en) | 2018-03-19 | 2018-03-19 | Three-phase AC/DC current hysteresis-band control circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108377101A true CN108377101A (en) | 2018-08-07 |
Family
ID=63019008
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810225856.7A Pending CN108377101A (en) | 2018-03-19 | 2018-03-19 | Three-phase AC/DC current hysteresis-band control circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108377101A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1858982A (en) * | 2006-05-22 | 2006-11-08 | 南京航空航天大学 | Method and circuit for controlling changing cyclic width lag cyclic current of inventer |
| CN103973137A (en) * | 2014-04-04 | 2014-08-06 | 华南理工大学 | Improved space-vector-control three-phase PWM (pulse width modulation) rectifier system and control method thereof |
| CN107425735A (en) * | 2017-07-31 | 2017-12-01 | 山东山大华天科技集团股份有限公司 | A kind of efficiently tolerance may be programmed inverter power supply device and its control method |
| CN207926457U (en) * | 2018-03-19 | 2018-09-28 | 青岛美凯麟科技股份有限公司 | Three-phase AC/DC current hysteresis-band control circuit |
-
2018
- 2018-03-19 CN CN201810225856.7A patent/CN108377101A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1858982A (en) * | 2006-05-22 | 2006-11-08 | 南京航空航天大学 | Method and circuit for controlling changing cyclic width lag cyclic current of inventer |
| CN103973137A (en) * | 2014-04-04 | 2014-08-06 | 华南理工大学 | Improved space-vector-control three-phase PWM (pulse width modulation) rectifier system and control method thereof |
| CN107425735A (en) * | 2017-07-31 | 2017-12-01 | 山东山大华天科技集团股份有限公司 | A kind of efficiently tolerance may be programmed inverter power supply device and its control method |
| CN207926457U (en) * | 2018-03-19 | 2018-09-28 | 青岛美凯麟科技股份有限公司 | Three-phase AC/DC current hysteresis-band control circuit |
Non-Patent Citations (1)
| Title |
|---|
| 宋丽: "基于滞环控制的储能变流器研究", 《中国优秀硕士学位论文全文数据库》, pages 2 - 3 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Ciobotaru et al. | Offset rejection for PLL based synchronization in grid-connected converters | |
| Singh et al. | Implementation of single-phase enhanced phase-locked loop-based control algorithm for three-phase DSTATCOM | |
| Xiong et al. | A fast orthogonal signal-generation algorithm characterized by noise immunity and high accuracy for single-phase grid | |
| KR20150071681A (en) | Method and apparatus for ground fault detection | |
| TW201330479A (en) | Power conversion apparatus | |
| Xiong et al. | A novel fast open-loop phase locking scheme based on synchronous reference frame for three-phase non-ideal power grids | |
| Verma et al. | Harmonics and reactive current detection of a grid-interfaced PV generation in a distribution system | |
| CN106505840A (en) | A kind of grid-connected photovoltaic inverter harmonic wave management method | |
| CN207926457U (en) | Three-phase AC/DC current hysteresis-band control circuit | |
| Gao et al. | Dead‐time elimination method of nine‐switch converter | |
| CN206481057U (en) | A kind of active filter | |
| Saxena et al. | Design and testing of frequency adaptive zero-crossing detector as a synchronizing technique | |
| Yada et al. | An SO-SOGI based control for a three-phase DVR under distorted grid conditions including DC offset | |
| CN106300354B (en) | A kind of adaptive voltage feed-forward control compensation method of grid-connected converter | |
| KR20070027330A (en) | Single-phase active power filter using rotating reference frame | |
| CN207559560U (en) | Based on the single-phase shunt active power filter for improving Repetitive controller | |
| Wu et al. | Frequency characteristic and impedance analysis on three-phase grid-connected inverters based on DDSRF-PLL | |
| CN108377101A (en) | Three-phase AC/DC current hysteresis-band control circuit | |
| Ali et al. | Sensorless microcontroller-based zero-crossing detection system for AC signals using a rounding function | |
| Zhao et al. | Submodule fault diagnosis based on capacitor voltage sliding-mode observer and fast diagnosis criterion for modular multilevel converter | |
| Yada et al. | Improved dual-SOGI control for three-phase unified power quality conditioner under distorted grid and load conditions | |
| da Silva et al. | DSP implementation of three-phase PLL using modified synchronous reference frame | |
| CN106385030B (en) | A kind of harmonic voltage control method of Active Power Filter-APF | |
| US10063242B2 (en) | Phase-locked loop method for use in utility electricity parallel-connection system | |
| Ketzer et al. | Sensorless current shaping control technique for shunt active filters |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |