CN108345156B - Novel DC-IRIS control circuit - Google Patents

Novel DC-IRIS control circuit Download PDF

Info

Publication number
CN108345156B
CN108345156B CN201810249930.9A CN201810249930A CN108345156B CN 108345156 B CN108345156 B CN 108345156B CN 201810249930 A CN201810249930 A CN 201810249930A CN 108345156 B CN108345156 B CN 108345156B
Authority
CN
China
Prior art keywords
circuit
resistor
transistor
chip
iris
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810249930.9A
Other languages
Chinese (zh)
Other versions
CN108345156A (en
Inventor
何雨晖
施文凯
洪秋亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujian Forecam Optics Co Ltd
Original Assignee
Fujian Forecam Optics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujian Forecam Optics Co Ltd filed Critical Fujian Forecam Optics Co Ltd
Priority to CN201810249930.9A priority Critical patent/CN108345156B/en
Publication of CN108345156A publication Critical patent/CN108345156A/en
Application granted granted Critical
Publication of CN108345156B publication Critical patent/CN108345156B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03BAPPARATUS OR ARRANGEMENTS FOR TAKING PHOTOGRAPHS OR FOR PROJECTING OR VIEWING THEM; APPARATUS OR ARRANGEMENTS EMPLOYING ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ACCESSORIES THEREFOR
    • G03B7/00Control of exposure by setting shutters, diaphragms or filters, separately or conjointly
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02PCONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P7/00Arrangements for regulating or controlling the speed or torque of electric DC motors
    • H02P7/02Arrangements for regulating or controlling the speed or torque of electric DC motors the DC motors being of the linear type
    • H02P7/025Arrangements for regulating or controlling the speed or torque of electric DC motors the DC motors being of the linear type the DC motors being of the moving coil type, e.g. voice coil motors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Diaphragms For Cameras (AREA)

Abstract

The invention relates to a novel DC-IRIS control circuit. The system comprises a processor circuit based on an STC15F204EA main control chip, an integrating circuit, an amplifying circuit and a power supply circuit for supplying power to the whole system; the processor circuit judges the current position of the DC-IRIS aperture by collecting a voltage value fed back by the Hall sensor and converted by the amplifying circuit, judges whether the current position of the DC-IRIS aperture is larger than a preset value or not, and then the processor circuit drives and adjusts the position of the DC-IRIS aperture through the integrating circuit and the amplifying circuit. The invention judges the current position of the DC-IRIS aperture by collecting the voltage value fed by the Hall sensor and converted by the amplifying circuit, controls the size of the PWM wave output by the processor circuit, and adjusts the opening and closing degree of the aperture corresponding to the fed current, thereby avoiding the disadvantage that the aperture can not be opened and closed by utilizing the Hall sensor correctly in the traditional test.

Description

Novel DC-IRIS control circuit
Technical Field
The invention relates to a novel DC-IRIS control circuit.
Background
At present, the development of the security industry is mature day by day, and the requirements and functions of a lens used as a front-end product of the monitoring industry are improved. In the monitoring industry, different models such as a motorized zoom lens and a motorized all-in-one machine lens need to be matched with different apertures according to different environments so as to adapt to changes of weather such as day, night, cloudy and sunny days and the like. The aperture is further classified into a manual aperture, an automatic aperture (DC-IRIS), and a precision aperture (P-IRIS).
Manual aperture: if the diaphragm is a manual diaphragm, the diaphragm can be opened or closed through diaphragm control software on the lens, the diaphragm is adjusted, but if the diaphragm is monitored outdoors, light rays are continuously changed, and the mode is very inconvenient.
Automatic aperture: the automatic aperture can drive the aperture by clicking, and automatically adjust the opening and closing degree of the aperture of the lens aperture along with the change of the light level. However, the circuit for converting the analog signal into the click control signal is often integrated with the rear end circuit of the camera, and the automatic aperture cannot be controlled independently.
Precise aperture: accurate control to the diaphragm can be accomplished to accurate diaphragm, has better contrast, definition, resolution ratio and depth of field image, and the effect is great in the control of outdoor scene, but its price is compared automatic diaphragm and is higher, is applied to more high-end models.
The application provides a novel DC-IRIS control circuit which is used for controlling and testing a lens with an automatic diaphragm.
Disclosure of Invention
The invention aims to provide a novel DC-IRIS control circuit, which judges the current position of a DC-IRIS aperture by collecting a voltage value fed by a Hall sensor and converted by an amplifying circuit, controls the size of a PWM (pulse-width modulation) wave output by a processor circuit, adjusts the opening and closing degree of the aperture corresponding to the feedback current, and avoids the disadvantage that the aperture cannot be opened and closed by utilizing the Hall correctly in the traditional test.
In order to achieve the purpose, the technical scheme of the invention is as follows: a novel DC-IRIS control circuit comprises a processor circuit, an integrating circuit, an amplifying circuit and a power supply circuit, wherein the processor circuit, the integrating circuit and the amplifying circuit are based on an STC15F204EA main control chip; the processor circuit judges the current position of the DC-IRIS aperture by collecting a voltage value fed back by the Hall sensor and converted by a differential amplification circuit, judges whether the current position of the DC-IRIS aperture is larger than a preset value or not, and then the processor circuit drives and adjusts the position of the DC-IRIS aperture through the integrating circuit and the amplification circuit.
In an embodiment of the present invention, the integrating circuit includes an LM358 chip, first to sixth resistors, and first to third capacitors, a VEE/GND pin of the LM358 chip is grounded, a VCC pin of the LM358 chip is connected to a 3.3V power supply terminal, an OUTPUT1 pin of the LM358 chip is connected to one end of a fifth resistor, one end of a second resistor, and one end of a first capacitor, the other end of the fifth resistor and one end of the sixth resistor are connected to the INPUT terminal of the amplifying circuit, an INPUT1 (-) pin of the LM358 chip is connected to the other end of the second resistor, and the other end of the first capacitor, and is connected to GND through the first resistor, the INPUT1(+) pin of the LM358 chip is connected to one end of the fourth resistor and one end of the third capacitor, the other end of the fourth resistor is connected to an I/O port of the STC15F204EA main control chip through the third resistor, the other end of the fourth resistor is also connected to GND through the second capacitor, and the other end of the third capacitor and the other end of the sixth resistor are connected to GND.
In an embodiment of the present invention, the amplifying circuit is a differential amplifying circuit, and includes a first triode, a second triode, and seventh to tenth resistors, a base of the first triode is connected to the output terminal of the integrating circuit, a collector of the first triode is connected to the 5V power supply terminal through the seventh resistor, a collector of the first triode is further connected to a base of the second triode, an emitter of the first triode is connected to GND through the eighth resistor, a collector of the second triode is connected to the 5V power supply terminal through the ninth resistor, a collector of the second triode is used as the output terminal of the amplifying circuit, and an emitter of the second triode is connected to GND through the tenth resistor.
Compared with the prior art, the invention has the following beneficial effects: the invention judges the current position of the DC-IRIS aperture by collecting the voltage value fed by the Hall sensor and converted by the amplifying circuit, controls the size of the PWM wave output by the processor circuit, and adjusts the opening and closing degree of the aperture corresponding to the fed current, thereby avoiding the disadvantage that the aperture can not be opened and closed by utilizing the Hall sensor correctly in the traditional test.
Drawings
FIG. 1 is a schematic diagram of a processor circuit according to the present invention.
Fig. 2 is a schematic diagram of an integrating circuit of the present invention.
Fig. 3 is a schematic diagram of an amplifying circuit of the present invention.
Fig. 4 is a schematic circuit diagram of a power module according to the present invention.
Fig. 5 is a schematic diagram of a differential amplifier circuit employed in the present invention.
FIG. 6 is a flowchart of the main process of the present invention.
Detailed Description
The technical scheme of the invention is specifically explained below with reference to the accompanying drawings.
The novel DC-IRIS control circuit comprises a processor circuit based on an STC15F204EA main control chip, an integrating circuit, an amplifying circuit and a power supply circuit for supplying power to the whole system; the processor circuit judges the current position of the DC-IRIS aperture by collecting a voltage value fed back by the Hall sensor and converted by a differential amplification circuit, judges whether the current position of the DC-IRIS aperture is larger than a preset value or not, and then the processor circuit drives and adjusts the position of the DC-IRIS aperture through the integrating circuit and the amplification circuit.
The integrating circuit comprises an LM358 chip, a first resistor, a second resistor, a third capacitor, a VEE/GND pin of the LM358 chip is grounded, a VCC pin of the LM358 chip is connected with a 3.3V power supply end, an OUTPUT1 pin of the LM358 chip is connected with one end of a fifth resistor, one end of a second resistor and one end of a first capacitor, the other end of the fifth resistor and one end of the sixth resistor are connected to the INPUT end of the amplifying circuit, an INPUT1 (-) pin of the LM358 chip is connected with the other end of the second resistor and the other end of the first capacitor, and is connected to GND through the first resistor, the INPUT1(+) pin of the LM358 chip is connected to one end of the fourth resistor and one end of the third capacitor, the other end of the fourth resistor is connected to an I/O port of the STC15F204EA main control chip through the third resistor, the other end of the fourth resistor is also connected to GND through the second capacitor, and the other end of the third capacitor and the other end of the sixth resistor are connected to GND.
The amplifying circuit is a differential amplifying circuit and comprises a first triode, a second triode, a seventh resistor, a tenth resistor, a base of the first triode is connected with the output end of the integrating circuit, a collector of the first triode is connected to a 5V power supply end through the seventh resistor, the collector of the first triode is also connected with the base of the second triode, an emitter of the first triode is connected to GND through an eighth resistor, the collector of the second triode is connected to the 5V power supply end through a ninth resistor, the collector of the second triode is used as the output end of the amplifying circuit, and the emitter of the second triode is connected to GND through the tenth resistor.
The following is a specific implementation of the present invention.
The novel DC-IRIS control circuit comprises a hardware circuit design and a software program design, and specifically comprises the following steps:
1. designing a hardware circuit:
1.1 processor circuit
As shown in fig. 1, the processor adopts an STC15F204EA single chip microcomputer to form a minimum system, and the chip internally comprises a crystal oscillator. The crystal oscillator size is 12 MHZ. The current position of the diaphragm is judged by collecting the voltage value fed back by the Hall sensor and passing through a conversion circuit of the differential amplification circuit, wherein the P10 to P17 are AD conversion pins arranged in the single chip microcomputer.
1.2 integrating circuit
As shown in fig. 2, the integrating circuit employs an LM358 chip. LM358 is an internal integrated two-way operational amplifier chip, the voltage input range of which is 3-32V, and a conversion module is introduced for achieving the DA conversion effect. The output of the singlechip 15F204EA is 0/1 digital level, which cannot directly drive the automatic diaphragm, and needs an integrating circuit formed by LM358 in the middle and an amplifying circuit formed by triodes. Two operational amplifier circuits built in the LM358 can be distinguished and used without influencing each other, PWM waveform output by a single chip is INPUT into INPUT1(+),
the other section is connected with a filter circuit formed by an RC. A negative feedback resistor is connected between the output and the input in series to complete the construction of the whole circuit
1.3 amplifying Circuit
As shown in fig. 3, since the integrated circuit cannot directly drive the motor with large resistance after outputting, an amplifying circuit with an additional triode is required to increase the output current of the single chip, so as to ensure that 460 Ω can drive before the automatic light. The NPN triode driving scheme is based on a two-stage amplifying circuit, and through circuit construction, the positive bias of an emitting electrode of the triode is ensured, and the reverse bias of a collecting electrode of the triode reaches the state that the triode works in an amplifying region, so that the base current is amplified. If an amplifying circuit is not added in the circuit, the driving current of the single chip microcomputer is about 80-90 mA, and the automatic aperture is not driven completely. At the moment, a pin of the single chip microcomputer is connected to a base electrode of the triode, bias current of the small signal is superposed, the small signal of the single chip microcomputer can cause the change of base current, and the change of the base current can be amplified and then output on the collector.
1.4, Power Module
As shown in FIG. 4, the circuit board adopts an external DC-5V module scheme, which saves the area of the circuit board, and the input end of the circuit board is formed by two ceramic chip capacitors C1/C2 and two point-decoupling capacitors C3/C4 to form a filter circuit, thereby ensuring the stability of the input voltage.
1.5 differential amplifier circuit
As shown in fig. 6, after the voltage of the hall sensor of the DC aperture is input from VI and amplified by the differential amplifier, VO = Av × VI, and the theoretical amplification factor is Av, the voltage amplification of mV level can be satisfied after the operational amplification, and the accuracy of the single chip microcomputer is ensured to be sufficient to identify the voltage jump.
2. Software design
2.1 Main program flow chart
The main program flowchart is shown in fig. 5. The method comprises the steps of firstly initializing by a single chip microcomputer, including initializing a timer and a port, then detecting the position of a DC-IRIS aperture fed back by a single chip AD pin, and controlling the increase or decrease of a PWM wave to stop the DC-IRIS at a proper position.
2.2 Programming schemes
The system programming is mainly completed by writing in C language, a modularized design method is applied, each subprogram is used for realizing the function and the process of each part, and the module design such as PWM pulse width control, timer refilling counting, DA conversion, delay function and the like is completed by continuously calling the subprogram through the main program.
The control core of the automatic aperture is the construction of a hardware circuit, and the writing of software on the premise of DA conversion and driving amplification of the hardware circuit mainly focuses on the control aspect of PWM waves.
The novel DC-IRIS control circuit can perfectly replace the conventional direct power-on working mode, and ensures the consistency with the customer during testing and use. The method plays an important role in all tests (durability, high and low temperature, ALT life, single step precision and aperture) of the DC-IRIS, and meets the action test requirements of most customers. For all-in-one FPC, the Hall sensor is integrated, and the pins of the Hall sensor need to be accessed into the circuit board, and the specific access pins are as follows: CONT +, CONG-, BIAS +, BISA-. The change of the magnetic flux is fed back to be the change of the current through the 4 pins, the current is accessed to the singlechip through the differential amplification circuit, the current aperture position is obtained through sampling through AD conversion pins P10-P17 of the singlechip, and the PWM wave is controlled to be continuously increased or decreased. The control mode can be used, the opening and closing degree of the diaphragm is corresponded through the fed-back current, and the disadvantage that the diaphragm cannot be opened and closed by utilizing the Hall correctly in the traditional test is avoided.
The specific implementation mode is as follows:
1. and programming a program, prolonging the service life cycle, controlling the closing cycle of the DC-IRIS to be 300000 times, adjusting the pulse width of a PWM wave, controlling the opening speed of the DC-IRIS, and compiling to generate a hex file.
2. Burning of hex is carried out by using software STC-ISP through two IO ports P30/P31 of 15F204 EA.
3. And turning on a power switch, externally connecting a DC-5V direct current power supply, pressing a key module, observing whether the current is 0.04A +/-0.01A, wherein the range is a normal current range, judging that the circuit board NG is out of the range, and possibly breaking some pins or contacting devices such as iron sheets and the like, and performing an experiment after checking.
K1, K2, K3 and K4 respectively represent different pulse widths, the opening time of the DC-IRIS is generally controlled to be 3-4 s, and the PWM duty ratio can be respectively set to be 0%, 30%, 50% and 70%. The DC-IRIS can be turned on/off at different speeds by these keys. ,
5. according to the using conditions of a client, one PWM is selected, a switch is turned on, the DC-IRIS is accessed, whether the action meets the requirements or not is observed, and the experiment is started.
The specific procedure of the invention is as follows:
sbit a0= P1^ 2// port definition
sbit a1=P1^3;
sbit a2=P1^4;
sbit a3=P1^5;
sbit b0=P3^5;
sbit b1=P3^6;
sbit b2=P1^0;
sbit b3=P1^1;
sbit y1=P1^7;
sbit y2=P0^0;
sbit y3=P0^1;
sbit y4=P3^2;
sbit y5=P3^3;
sbit y6=P3^4;
Figure DEST_PATH_IMAGE001
PWM pulse control: in the design, timer 0 is adopted to generate timing interruptThe P1.0 output is controlled to generate a PWM wave.
void InitTimer0(void)
{ TMOD |=0x01;
TH0 = 0x0FF;
TL0 = 0x0FF;
EA = 1;
ET0 = 0;
TR0 = 0;
TCount = 0;
}
void Timer0_ISR(void) interrupt 1
{ TH0 = 0x0FF;
TL0 = 0x0D2;
TCount++;
Count++;
}
void Delay_us(int t)
{ unsigned int tt = 0;
ET0 = 1;
TR0 = 1;
tt = t/50;
while(TCount<= tt)
{ };
ET0 = 0;
TR0 = 0;
TCount = 0;
}
And the main program controls the process of the PWM wave from 0V to 2.5V to 5V within 5s after the PWM wave passes through the integrating circuit. Part of the procedure is as follows:
void main()
{
Timer0Init();
while(1)
{
if(count>100)
{
count=0;
if(DIR==1)
{
value++;
}
if(DIR==0)
{
value--;
}
}
if(value==1000)
{
DIR=0;
}
if(value==0)
{
DIR=1;
}
if(timer1>1000)
{
timer1=0;
}
if(timer1<value)
{
PWM=1;
}
else
{
PWM=0;
}
}
}。
the above are preferred embodiments of the present invention, and all changes made according to the technical scheme of the present invention that produce functional effects do not exceed the scope of the technical scheme of the present invention belong to the protection scope of the present invention.

Claims (2)

1. The novel DC-IRIS control circuit is characterized by comprising a processor circuit, an integrating circuit, an amplifying circuit and a power supply circuit, wherein the processor circuit, the integrating circuit and the amplifying circuit are based on an STC15F204EA main control chip; the processor circuit judges the current DC-IRIS aperture position by collecting the voltage value fed back by the Hall sensor and converted by a differential amplification circuit, judges whether the current DC-IRIS aperture position is larger than a preset value or not, and then the processor circuit drives and adjusts the position of the DC-IRIS aperture through the integrating circuit and the amplification circuit; the integrating circuit comprises an LM358 chip, a first resistor, a second resistor, a third capacitor, a VEE/GND pin of the LM358 chip is grounded, a VCC pin of the LM358 chip is connected with a 3.3V power supply end, an OUTPUT1 pin of the LM358 chip is connected with one end of a fifth resistor, one end of a second resistor and one end of the first capacitor, the other end of the fifth resistor and one end of the sixth resistor are connected to the INPUT end of the amplifying circuit, an INPUT1 negative pin of the LM358 chip is connected with the other end of the second resistor and the other end of the first capacitor, and is connected to GND through the first resistor, the positive pin of INPUT1 of the LM358 chip is connected to one end of the fourth resistor and one end of the third capacitor, the other end of the fourth resistor is connected to an I/O port of the STC15F204EA main control chip through the third resistor, the other end of the fourth resistor is also connected to GND through the second capacitor, and the other end of the third capacitor and the other end of the sixth resistor are connected to GND.
2. A novel DC-IRIS control circuit according to claim 1, wherein said amplifying circuit is a differential amplifying circuit comprising a first transistor, a second transistor, and seventh to tenth resistors, the base of the first transistor is connected to the output terminal of said integrating circuit, the collector of the first transistor is connected to the 5V power supply terminal through the seventh resistor, the collector of the first transistor is further connected to the base of the second transistor, the emitter of the first transistor is connected to GND through the eighth resistor, the collector of the second transistor is connected to the 5V power supply terminal through the ninth resistor, the collector of the second transistor serves as the output terminal of the amplifying circuit, and the emitter of the second transistor is connected to GND through the tenth resistor.
CN201810249930.9A 2018-03-26 2018-03-26 Novel DC-IRIS control circuit Active CN108345156B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810249930.9A CN108345156B (en) 2018-03-26 2018-03-26 Novel DC-IRIS control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810249930.9A CN108345156B (en) 2018-03-26 2018-03-26 Novel DC-IRIS control circuit

Publications (2)

Publication Number Publication Date
CN108345156A CN108345156A (en) 2018-07-31
CN108345156B true CN108345156B (en) 2020-08-18

Family

ID=62958244

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810249930.9A Active CN108345156B (en) 2018-03-26 2018-03-26 Novel DC-IRIS control circuit

Country Status (1)

Country Link
CN (1) CN108345156B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011031334A1 (en) * 2009-09-11 2011-03-17 Clear Align Llc Dual site imaging camera
CN102135700A (en) * 2010-01-22 2011-07-27 杭州海康威视软件有限公司 Automatic aperture adjusting method and device
CN104243835A (en) * 2013-06-19 2014-12-24 华为技术有限公司 Automatic diaphragm control method and system
CN106954028A (en) * 2017-05-09 2017-07-14 北京旷视科技有限公司 A kind of auto iris drive circuit and electronic installation
CN107645637A (en) * 2017-09-27 2018-01-30 天津汇讯视通科技有限公司 DC-IRIS aperture driving and rapid correction method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011031334A1 (en) * 2009-09-11 2011-03-17 Clear Align Llc Dual site imaging camera
CN102135700A (en) * 2010-01-22 2011-07-27 杭州海康威视软件有限公司 Automatic aperture adjusting method and device
CN104243835A (en) * 2013-06-19 2014-12-24 华为技术有限公司 Automatic diaphragm control method and system
CN106954028A (en) * 2017-05-09 2017-07-14 北京旷视科技有限公司 A kind of auto iris drive circuit and electronic installation
CN107645637A (en) * 2017-09-27 2018-01-30 天津汇讯视通科技有限公司 DC-IRIS aperture driving and rapid correction method

Also Published As

Publication number Publication date
CN108345156A (en) 2018-07-31

Similar Documents

Publication Publication Date Title
CN201177766Y (en) Electronic pressure controller based on PID control algorithm
CN102196621B (en) LED dimming circuit
CN105848347A (en) Control circuit and control chip capable of eliminating current ripple, and LED light emitting device
CN201122422Y (en) LCD device
CN108345156B (en) Novel DC-IRIS control circuit
WO2017113550A1 (en) Operational amplifier, driver interface, measuring and control device, driver circuit and driver
CN207036163U (en) A kind of Monitoring Urban Environment system based on Internet of Things
CN101742770B (en) LED light dimming circuit
WO2022148107A1 (en) Method for implementing multiple functional operations using single knob, and single knob device
CN216052060U (en) Detection circuit for tri-state input signal
CN2757279Y (en) Once programmable operation device for liquid crystal display module driving chip
CN205352422U (en) Multi -functional hall sensor module
CN206072476U (en) A kind of valve control device adjusted for fluid flow
CN206574646U (en) A kind of dial-up type time relay
CN109658873B (en) Ambient light detection circuit
CN108872693B (en) Voltage detection circuit based on capacitor charge and discharge and resistor voltage division
WO2020133582A1 (en) Overcurrent protection module and display device
CN108549274A (en) A kind of night self-induction desk lamp
CN209673871U (en) Single phase electronic type compound fee interest
CN109613944A (en) Temperature measurement and control device and method thereof
CN207516708U (en) A kind of optical filter switching circuit
CN205581810U (en) Intelligent mouse
CN201335996Y (en) Low-cost high-accuracy numerical-control constant current source
WO2023122878A1 (en) Luminous flux test circuit, test method thereof, and display panel
CN210466045U (en) Timing alarm clock control circuit based on singlechip

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant