CN108255764A - A kind of circuit and its control method of hot-swappable clock board - Google Patents
A kind of circuit and its control method of hot-swappable clock board Download PDFInfo
- Publication number
- CN108255764A CN108255764A CN201810069908.6A CN201810069908A CN108255764A CN 108255764 A CN108255764 A CN 108255764A CN 201810069908 A CN201810069908 A CN 201810069908A CN 108255764 A CN108255764 A CN 108255764A
- Authority
- CN
- China
- Prior art keywords
- clock
- board
- clock board
- hot
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4081—Live connection to bus, e.g. hot-plugging
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Debugging And Monitoring (AREA)
Abstract
The embodiment of the invention discloses a kind of circuits and its control method of hot-swappable clock board, circuit includes clock board, the clock board connects I O board by M.2 interface, the circuit further includes the CPLD control circuits in I O board, the CPLD control circuits obtain the signal in place and electrifying condition of clock board, and the state of hot plug button is combined, the heat insertion or heat for controlling clock board remove.The present invention carries out the hot plug of clock board in the case of system normal operation, and whole operation system will not be impacted, easy to operate, reduces user and is lost caused by closing server OS.
Description
Technical field
The present invention relates to server clock plate technique field, the circuit of specifically a kind of hot-swappable clock board and its
Control method.
Background technology
With the continuous improvement of server capability, increasingly higher demands are proposed to server performance.In new platform height
In the design for holding server, in order to increase the stability of system, ensure taking-up or replacing plate in the case where not cutting off the power
Card is the Research Emphasis of server so as to improve system to timely recovery capability, autgmentability and flexibility of disaster etc..
Control and hot plug for clock board need in server at present when that could be carried out in the case of system cut-off
The hot plug operations of clock plate, when especially clock board breaks down to be replaced in use, cutting system power supply not only operates
Complexity can also cause damages to user.
Invention content
A kind of circuit and its control method of hot-swappable clock board are provided in the embodiment of the present invention, to solve existing skill
In art clock board plug needs carried out in system cut-off, it is complicated for operation the problem of.
In order to solve the above-mentioned technical problem, the embodiment of the invention discloses following technical solutions：
First aspect present invention provides a kind of circuit of hot-swappable clock board, and including clock board, the clock board leads to
M.2 interface connection I O board is crossed, the circuit further includes the CPLD control circuits in I O board, and the CPLD control circuits obtain clock
The signal in place and electrifying condition of plate, and the state of hot plug button is combined, the heat insertion or heat for controlling clock board remove.
With reference to first aspect, clock source is set on the clock board in the first possible realization method in first aspect,
Clock source passes sequentially through each equipment that clock signal is sent to system by clock converter and clock expander.
With reference to first aspect, in second of possible realization method of first aspect, the CPLD control circuits connection refers to
Show circuit, the indicating circuit is used for the situation in place of read clock plate, and carries out alarm prompt to the failure of clock board.
Second aspect of the present invention provides a kind of control method of hot-swappable clock board circuit, includes the following steps：
Obtain the signal in place and electrifying condition of clock board；
According to the state of hot plug button, hot insertion is carried out to clock board or is removed to control.
With reference to second aspect, in second aspect in the first possible realization method, further included before the step pair
Clock carries out Redundancy Design, the specific steps are：
Clock source is extended, the clock after extension is distributed to each equipment；
Clock board is connected to by M.2 interface in the I O board of system.
Further, with reference to second aspect, in second aspect in the first possible realization method, clock board is in place and not
In the case of energization, identification hot plug button state for heat be inserted into, the state according to hot plug button, to clock board into
Row heat is inserted into control：
CPLD in I O board sends power supply signal, powers for clock board, while to clock source tranmitting data register enabling signal.
Further, with reference to second aspect, in second aspect in the first possible realization method, clock board is in place and logical
In the case of electricity, the state of identification hot plug button is removed for heat, and the state according to hot plug button carries out clock board
Heat removes control：
CPLD in I O board sends power-off signal, and clock board is powered off.
Further, with reference to second aspect, in second aspect in the first possible realization method, the control method is also
Including alarming clock board fault, detailed process is：
In the case of but energization not in place in clock board, CPLD sends fault-signal, lights malfunction indicator lamp.
The effect provided in invention content is only the effect of embodiment rather than invents all whole effects, above-mentioned
A technical solution in technical solution has the following advantages that or advantageous effect：
1st, CPLD is by obtaining the signal in place and electrifying condition of clock board, with reference to the state of hot plug button, in system
In the case of normal operation, the hot plug of clock board is carried out, whole operation system will not be impacted, it is easy to operate, it reduces
User loses caused by closing server OS.
2nd, when clock board breaks down, failure warning is carried out to clock board, ensures the safe operation of operating system.
3rd, Redundancy Design is carried out to clock, increases the stability of system.
The 4th, if clock source updates, the clock board containing new clock source only need to be remake, it is easy to operate, have
Conducive to the upgrading of subsequent product, product competitiveness is promoted, saves development cost.
Description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, to embodiment or will show below
There is attached drawing needed in technology description to be briefly described, it should be apparent that, for those of ordinary skill in the art
Speech, without creative efforts, can also be obtained according to these attached drawings other attached drawings.
Fig. 1 is the principle schematic of circuit of the present invention；
Fig. 2 is the clock redundant circuit schematic diagram of the present invention；
Fig. 3 is the clock board hot plug control circuit schematic diagram of the present invention；
Fig. 4 is the flow diagram of circuit control method of the present invention.
Specific embodiment
In order to clarify the technical characteristics of the invention, below by specific embodiment, and its attached drawing is combined, to this hair
It is bright to be described in detail.Following disclosure provides many different embodiments or example is used for realizing the different knots of the present invention
Structure.In order to simplify disclosure of the invention, hereinafter the component of specific examples and setting are described.In addition, the present invention can be with
Repeat reference numerals and/or letter in different examples.This repetition is that for purposes of simplicity and clarity, itself is not indicated
Relationship between various embodiments and/or setting is discussed.It should be noted that illustrated component is not necessarily to scale in the accompanying drawings
It draws.Present invention omits the descriptions to known assemblies and treatment technology and process to avoid the present invention is unnecessarily limiting.
As shown in Figure 1, plug-and-play circuit includes the clock board connected by M.2 interface and I O board, it is provided on clock board
Clock source selects CK420 in the embodiment of the present invention as clock source, including CPLD, CPLD (Complex in I O board
Programmable Logic Device, Complex Programmable Logic Devices) power supply circuit and indicating circuit, power supply are connected respectively
The power supply signal that circuit is used to receive CPLD is powered for clock board, and indicating circuit is used for the situation in place of read clock plate, and right
The failure of clock board carries out alarm prompt.CPLD is also connected with hot plug button, and CPLD obtains the in place of clock board by M.2 interface
Signal and electrifying condition, and the state of hot plug button is combined, the heat insertion or heat for controlling clock board remove.
As shown in Fig. 2, clock source passes sequentially through clock converter and clock signal is sent to system by clock expander
Each equipment.The wherein model 8T49N286 of clock converter, the model DB1900 of clock expander, receives clock signal
Equipment is respectively multipath server Zhong Mei roads CPU and DEV (device, equipment) equipment.
In Fig. 3, CPLD is by reading the signal PRSENT_N of M.2CON (M.2connector, M.2 interface), during acquisition
The signal in place of clock plate judges the electrifying condition of clock board, while according to hot plug button by the conducting situation of triode V1
The BUTTON_N signals of transmission control the heat of clock board to be inserted into and are removed with heat.
Clock board heat is inserted into：CPLD gets clock board signal in place, while identifies the status signal of hot plug button,
Judge to be inserted into as heat at this time, by raising PWREN signals, the state for making triode V1 is conducting, powers on for clock board, sends out simultaneously
Send clock enabling signal CLK_EN, after CK420 receives the signal, start to be sent out clock.When heat is inserted into, CPLD is simultaneously
PWRLED signals are sent, turn-on transistor V2, V3 are that indicator light LED1 is lighted.
Clock board heat removes：For clock partitioned signal in place and in the case of energization, CPLD receives the signal of hot plug button,
Judgement removes at this time for heat, and CPLD drags down PWEN signals, turns off triode V1, stops powering for clock board, simultaneously turns off three poles
Pipe V2, V3, indicator light LED1 extinguish.
When clock board breaks down, if CPLD is the signal in place that gets clock board, but triode V1 is still in
Conducting state, i.e., in the case that still clock board in place powers on, CPLD sends ATNLED signals, is triode V4 conductings, indicates
Lamp LED2 is lighted, and carries out alarm.
As shown in figure 4, to the control method of plug-and-play circuit is included the following steps always：
S1 obtains the signal in place and electrifying condition of clock board；
S2 according to the state of hot plug button, carries out clock board hot insertion or removes to control.
In step S1, CPLD by receiving, M.2 sentence by the PRSNT_N signals of interface and the annoying conducting situations of detection transistor V1
The in place and electrifying condition of disconnected clock board.
In step S2, clock board is in place and in the case of being not powered on, and the state of identification hot plug button is inserted into for heat.According to
The state of hot plug button, heat insertion control is carried out to clock board is：CPLD in I O board sends power supply signal, is supplied for clock board
Electricity, while to clock source tranmitting data register enabling signal.CPLD sends PWRLED signals simultaneously, and turn-on transistor V2, V3 are instructions
Lamp LED1 is lighted.
For clock board in place and in the case of energization, the state of identification hot plug button is heat removal.According to hot plug button
State, to clock board carry out heat remove control be：CPLD in I O board sends power-off signal, and clock board is powered off.
Control method, which further includes, alarms to clock board fault, and detailed process is：It is not in place in clock board but energization
In the case of, CPLD sends fault-signal, lights malfunction indicator lamp.
The above is the preferred embodiment of the present invention, for those skilled in the art,
Without departing from the principles of the invention, several improvements and modifications can also be made, these improvements and modifications are also regarded as this hair
Bright protection domain.
Claims (8)
1. a kind of circuit of hot-swappable clock board, it is characterized in that：Including clock board, the clock board is connected by M.2 interface
I O board, the circuit further include the CPLD control circuits in I O board, and the CPLD control circuits obtain the signal in place of clock board
And electrifying condition, and the state of hot plug button is combined, the heat insertion or heat for controlling clock board remove.
2. a kind of circuit of hot-swappable clock board according to claim 1, it is characterized in that：When being set on the clock board
Zhong Yuan, clock source pass sequentially through each equipment that clock signal is sent to system by clock converter and clock expander.
3. a kind of circuit of hot-swappable clock board according to claim 1 or 2, it is characterized in that：The CPLD controls electricity
Road connects indicating circuit, and the indicating circuit is used for the situation in place of read clock plate, and the failure of clock board is alerted
Prompting.
4. a kind of control method of hot-swappable clock board circuit, it is characterized in that：Include the following steps：
Obtain the signal in place and electrifying condition of clock board；
According to the state of hot plug button, hot insertion is carried out to clock board or is removed to control.
5. a kind of control method of hot-swappable clock board circuit according to claim 4, it is characterized in that：In the step
It further includes before and Redundancy Design is carried out to clock, the specific steps are：
Clock source is extended, the clock after extension is distributed to each equipment；
Clock board is connected to by M.2 interface in the I O board of system.
6. a kind of control method of hot-swappable clock board circuit according to claim 5, it is characterized in that：Clock board is in place
And in the case of being not powered on, the state of identification hot plug button is inserted into for heat, the state according to hot plug button, to clock
Plate carries out heat insertion control：
CPLD in I O board sends power supply signal, powers for clock board, while to clock source tranmitting data register enabling signal.
7. a kind of control method of hot-swappable clock board circuit according to claim 5, it is characterized in that：Clock board is in place
And in the case of being powered, the state of identification hot plug button is removed for heat, the state according to hot plug button, to clock board
Carrying out heat removal control is：
CPLD in I O board sends power-off signal, and clock board is powered off.
8. a kind of control method of hot-swappable clock board circuit described according to claim 6 or 7, it is characterized in that：The control
Method processed, which further includes, alarms to clock board fault, and detailed process is：
In the case of but energization not in place in clock board, CPLD sends fault-signal, lights malfunction indicator lamp.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810069908.6A CN108255764A (en) | 2018-01-24 | 2018-01-24 | A kind of circuit and its control method of hot-swappable clock board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810069908.6A CN108255764A (en) | 2018-01-24 | 2018-01-24 | A kind of circuit and its control method of hot-swappable clock board |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108255764A true CN108255764A (en) | 2018-07-06 |
Family
ID=62742265
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810069908.6A Pending CN108255764A (en) | 2018-01-24 | 2018-01-24 | A kind of circuit and its control method of hot-swappable clock board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108255764A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110990316A (en) * | 2019-10-31 | 2020-04-10 | 苏州浪潮智能科技有限公司 | Method and programmable logic circuit for outputting hot-swap device status |
| CN114089824A (en) * | 2021-11-22 | 2022-02-25 | 浪潮商用机器有限公司 | Hot plug component protection method and device |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1324148A (en) * | 2000-07-11 | 2001-11-28 | 深圳市中兴通讯股份有限公司 | Jitter-free change-over method and device for main and stand-by units capable of being hot plugged and unplugged in digital communication system |
| CN1678087A (en) * | 2004-03-31 | 2005-10-05 | 迈普（四川）通信技术有限公司 | Single-plate hot-plug-pull controlling method and board with hot plug-pull controlling module |
| CN2836382Y (en) * | 2005-09-09 | 2006-11-08 | 华为技术有限公司 | Baseband unit of distributed base station |
| CN103970705A (en) * | 2014-04-24 | 2014-08-06 | 浪潮电子信息产业股份有限公司 | Multi-path server architecture design with redundant and symmetrical hot-plugging IO boxes |
| CN205230036U (en) * | 2015-12-22 | 2016-05-11 | 山东海量信息技术研究院 | Support IO expanding unit of PCIE card hot plug |
| CN105955911A (en) * | 2016-05-09 | 2016-09-21 | 杭州宏杉科技有限公司 | Hot-plug control circuit and control method thereof |
| CN107577565A (en) * | 2017-10-23 | 2018-01-12 | 郑州云海信息技术有限公司 | A kind of method that server clock heat addition and heat remove |
-
2018
- 2018-01-24 CN CN201810069908.6A patent/CN108255764A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1324148A (en) * | 2000-07-11 | 2001-11-28 | 深圳市中兴通讯股份有限公司 | Jitter-free change-over method and device for main and stand-by units capable of being hot plugged and unplugged in digital communication system |
| CN1678087A (en) * | 2004-03-31 | 2005-10-05 | 迈普（四川）通信技术有限公司 | Single-plate hot-plug-pull controlling method and board with hot plug-pull controlling module |
| CN2836382Y (en) * | 2005-09-09 | 2006-11-08 | 华为技术有限公司 | Baseband unit of distributed base station |
| CN103970705A (en) * | 2014-04-24 | 2014-08-06 | 浪潮电子信息产业股份有限公司 | Multi-path server architecture design with redundant and symmetrical hot-plugging IO boxes |
| CN205230036U (en) * | 2015-12-22 | 2016-05-11 | 山东海量信息技术研究院 | Support IO expanding unit of PCIE card hot plug |
| CN105955911A (en) * | 2016-05-09 | 2016-09-21 | 杭州宏杉科技有限公司 | Hot-plug control circuit and control method thereof |
| CN107577565A (en) * | 2017-10-23 | 2018-01-12 | 郑州云海信息技术有限公司 | A kind of method that server clock heat addition and heat remove |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110990316A (en) * | 2019-10-31 | 2020-04-10 | 苏州浪潮智能科技有限公司 | Method and programmable logic circuit for outputting hot-swap device status |
| CN110990316B (en) * | 2019-10-31 | 2021-10-01 | 苏州浪潮智能科技有限公司 | Method and programmable logic circuit for outputting hot-swap device status |
| CN114089824A (en) * | 2021-11-22 | 2022-02-25 | 浪潮商用机器有限公司 | Hot plug component protection method and device |
| CN114089824B (en) * | 2021-11-22 | 2024-01-02 | 浪潮商用机器有限公司 | Hot plug part protection method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE10159247B4 (en) | Apparatus and method for performing power management of automotive multimedia systems | |
| CN100458753C (en) | Hard disk hot swap system in multiple hard disks system and method | |
| CN106528097A (en) | Version synchronization method for two pieces of BIOS (Basic Input/ Output System) firmware, and electronic equipment | |
| TWI575903B (en) | Controller coupled to visual indicator | |
| CN108255764A (en) | A kind of circuit and its control method of hot-swappable clock board | |
| CN106598902A (en) | CPU (Central Processing Unit) control board capable of realizing hot plug of board card and implementation method thereof | |
| CN107844330A (en) | A kind of method and system of enhancing ARM startup of server code reliabilities | |
| CN110658758A (en) | Control method and control system | |
| GB2425379A (en) | External storage device with user activated disconnect request component. | |
| CN105955911A (en) | Hot-plug control circuit and control method thereof | |
| CN110502464A (en) | A kind of hot-swappable processing method, device, equipment, system and readable storage medium storing program for executing | |
| CN108009115A (en) | A kind of binode server board with clock redundancy feature | |
| CN102768561B (en) | Design method for twinbridge piece mainboard redundancy | |
| CN208861155U (en) | Hot backup redundancy display | |
| CN109582505A (en) | A kind of recovery system, method and device of BIOS option default value | |
| CN112463502B (en) | Method, device and system for detecting pin state of programmable logic device | |
| CN106354592A (en) | Computer automatic startup and shutdown testing device | |
| CN213400574U (en) | Device for performing abnormal power failure test on memory | |
| CN206162518U (en) | Use PCIE hot plug IOBOX integrated circuit board in 8 way servers on purley platform | |
| CN102074082B (en) | Network tax controller and method for detecting plug and pull of same | |
| CN113377699A (en) | Electronic device and related control method | |
| CN109726055B (en) | Method for detecting PCIe chip abnormity and computer equipment | |
| CN102419723A (en) | Device and method for monitoring mainboard booting | |
| CN108196617A (en) | BMC time setting methods, device, system and readable storage medium storing program for executing | |
| CN209606936U (en) | External shock wave equipment and protection device thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180706 |