CN108241454B - Touch display device, gate driving circuit and driving unit - Google Patents
Touch display device, gate driving circuit and driving unit Download PDFInfo
- Publication number
- CN108241454B CN108241454B CN201810031760.7A CN201810031760A CN108241454B CN 108241454 B CN108241454 B CN 108241454B CN 201810031760 A CN201810031760 A CN 201810031760A CN 108241454 B CN108241454 B CN 108241454B
- Authority
- CN
- China
- Prior art keywords
- signal
- gate
- output
- grid
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0412—Digitisers structurally integrated in a display
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0416—Control or interface arrangements specially adapted for digitisers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Computer Hardware Design (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a touch display device, a grid driving circuit and a driving unit, wherein the grid driving unit comprises: the grid driving signal output module is used for outputting a grid driving signal from an output end under the driving of a clock signal according to an input or latched grid control signal; the latch module is used for latching the grid control signal and releasing the latched grid control signal according to the grid driving signal; and the signal shielding module is used for shielding the output of the grid driving signal in the effective period of the touch signal. The invention can avoid the interference of the driving signal of the grid electrode with the touch sensing signal, thereby reducing the phenomenon of misjudging the touch position and improving the touch performance.
Description
Technical Field
The present invention relates to the field of touch display technologies, and in particular, to a touch display device, a gate driving circuit and a driving unit.
Background
Among flat panel Display devices, LCDs (Liquid Crystal displays) are widely used because they have advantages of small size, light weight, thin profile, low power consumption, and the like. In recent years, an LCD having an in-panel gate structure in which a gate driving circuit is directly formed in an array substrate of a liquid crystal panel has been widely used.
In addition, a touch function is also added to the LCD. In particular, in order to realize a thin profile, an integrated touch type LC D embedded in a touch screen is used. Touch blocks arranged in a matrix form in a display area are defined in the integrated touch type LCD.
The inventor of the present invention finds that, in the touch display device in the prior art, because the touch sensing lines are overlapped with the signal lines of the gate, the mutual distance is very close, and a capacitive coupling effect is easily generated, so that the signal of the gate interferes with the touch sensing signal (or simply referred to as a touch signal), and a phenomenon of misjudging the touch position is generated, thereby affecting the touch effect and reducing the touch performance.
Disclosure of Invention
In view of the above, the present invention provides a touch display device, a gate driving circuit and a driving unit, which prevent a signal of a gate from interfering with a touch sensing signal, thereby reducing the phenomenon of misjudging a touch position and improving touch performance.
The present invention provides a gate driving unit based on the above object, including:
the grid driving signal output module is used for outputting a grid driving signal from an output end under the driving of a clock signal according to an input or latched grid control signal;
the latch module is used for latching the grid control signal and releasing the latched grid control signal according to the grid driving signal;
and the signal shielding module is used for shielding the output of the grid driving signal in the effective period of the touch signal.
The gate driving signal output module specifically includes:
a control signal input circuit for outputting a high level from an output terminal according to an input or latched gate control signal;
the driving signal output circuit is used for outputting a grid driving signal from an output end under the driving of a clock signal according to the high level of the output end of the control signal input circuit;
and the reset circuit is used for resetting the output end of the control signal input circuit to a low level when receiving a reset signal.
Wherein, the control signal input circuit specifically includes: a transistor M13 and a transistor M1;
wherein the gate of M13 is connected to the gate control signal, one of the source and drain of M13 is connected to the gate of M1, and the other is connected to the gate of M13; one of a source and a drain of the M1 is connected to a VDD signal, and the other is connected to the reset circuit as an output terminal of the control signal input circuit;
and the VDD signal is at a low level in the effective period of the touch signal.
Wherein, the latch module specifically includes: a transistor M14 and a capacitor C2;
the C2 is connected between the source and the drain of the M14 in a bridging manner, and the gate of the M14 is connected with the output end of the gate driving signal output module; one of the source and drain of M14 is connected to the gate of M1, and the other is connected to the VGL signal.
Wherein, the drive signal output circuit specifically includes: a transistor M3 and a capacitor C1;
wherein the gate of M3 is connected to the output terminal of the control signal input circuit and one terminal of C1, one of the source and drain of M3 is connected to the clock signal, and the other is connected to the other terminal of C1 as the output terminal of the driving signal output circuit.
Wherein, the signal shielding module specifically includes:
the output control circuit is used for controlling the output end of the driving signal output circuit to be maintained at a low level in the effective period of the touch signal;
and the pull-down control circuit is used for switching off the control of the output control circuit on the output end of the driving signal output circuit after the touch signal is finished.
Wherein, the output control circuit specifically includes: transistors M4, M10, M11, M12;
wherein M4 is connected with the source of M10, and M4 is connected with the drain of M10; one of the source and the drain of the M4 is connected with the output end of the driving signal output circuit, and the other is connected with a VGL signal; the grid of the M4 is connected to a switch signal of the touch signal; m4 is connected with the grid of M12;
m11 is connected with the source of M12, M11 is connected with the drain of M12; one of the source and the drain of the M11 is connected with the output end of the control signal input circuit, and the other is connected with a VGL signal; m11 was connected to the gate of M10.
Wherein, the pull-down control circuit specifically comprises: transistors M5, M6, M8, M9;
wherein the gate of M9 is connected to GCH signal, one of the source and drain of M9 is connected to the gate of M5, and the other is connected to the gate of M9; one of the source and drain of M5 is connected to the GCH signal, the other is connected to the gate of M11;
the grid of the M6 is connected with the output end of the control signal input circuit and is connected with the grid of the M8; one of the source and the drain of M8 is connected with the gate of M5, and the other is connected to VGL signal; one of the source and drain of M6 is connected to the gate of M11, and the other is connected to the VGL signal.
The present invention also provides a gate driving circuit, including: at least two cascaded gate driving units; wherein the content of the first and second substances,
the grid driving signal output by the upper-stage grid driving unit is used as a grid control signal input by the lower-stage grid driving unit;
and the grid driving signal output by the next-stage grid driving unit is used as a reset signal of the previous-stage grid driving unit.
The present invention also provides a touch display device including: the gate driving circuit is described above.
According to the technical scheme of the embodiment of the invention, the grid control signal is latched and the output of the grid driving signal is shielded in the effective period of the touch signal, so that the interference of the grid driving signal to the touch signal can be avoided, the phenomenon of misjudging the touch position is reduced, and the touch performance is improved. And after the touch signal is ended, the gate driving signal can be continuously output according to the latched gate control signal, so that normal display of the display screen is ensured.
Drawings
Fig. 1 is a block diagram of a gate driving unit according to an embodiment of the invention;
fig. 2 is a circuit diagram of a gate driving unit according to an embodiment of the invention;
FIG. 3 is a schematic diagram of a working flow of each time phase of the gate driving unit according to the embodiment of the present invention;
FIG. 4 is a timing diagram of signals of a gate driving unit according to an embodiment of the present invention;
fig. 5 is a schematic diagram of a cascade of a plurality of gate driving units according to an embodiment of the invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to specific embodiments and the accompanying drawings.
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like or similar reference numerals refer to the same or similar elements or elements having the same or similar function throughout. The embodiments described below with reference to the drawings are illustrative only and should not be construed as limiting the invention.
As used herein, the singular forms "a", "an", "the" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. As used herein, the term "and/or" includes all or any element and all combinations of one or more of the associated listed items.
It should be noted that all expressions using "first" and "second" in the embodiments of the present invention are used for distinguishing two entities with the same name but different names or different parameters, and it should be noted that "first" and "second" are merely for convenience of description and should not be construed as limitations of the embodiments of the present invention, and they are not described in any more detail in the following embodiments.
The inventor of the present invention considers that, after a user touches a display screen to generate a touch signal (touch signal), the gate control signal can be latched and the output of the gate driving signal is shielded during the effective period of the touch signal, so that the interference of the gate driving signal to the touch signal can be avoided, the phenomenon of misjudging the touch position is reduced, and the touch performance is improved.
And after the touch signal is ended, the gate driving signal can be continuously output according to the latched gate control signal, so that normal display of the display screen is ensured.
The technical solution of the embodiments of the present invention is described in detail below with reference to the accompanying drawings.
A circuit block diagram of a gate driving unit according to an embodiment of the present invention is shown in fig. 1, and includes: a gate driving signal output module 101, a latch module 102, and a signal shielding module 103.
The gate driving signal output module 101 is configured to output a gate driving signal from an output end under the driving of a clock signal according to an input or latched gate control signal. Specifically, the input end of the gate driving signal output module 101 is connected to the gate control signal as the input end of the gate driving unit, and the gate driving signal output module 101 may output the gate driving signal from the output end thereof under the driving of the clock signal according to the gate control signal input from the input end thereof; alternatively, the gate driving signal output block 101 may output the gate driving signal from its output terminal under the driving of the clock signal according to the gate control signal latched by the latch block 102. The output end of the gate driving signal output module 101 serves as the output end of the gate driving unit.
The latch module 102 is configured to latch the gate control signal and release the latched gate control signal according to the gate driving signal. Specifically, the latch module 102 may latch the gate control signal, and reset according to the gate driving signal output by the gate driving signal output module 101 when the gate driving signal output module 101 outputs the gate driving signal, so as to release the latched gate control signal.
The signal shielding module 103 is configured to shield an output of the gate driving signal during a period in which a touch signal (touch signal) is active. Specifically, the signal masking module 103 controls the output of the gate driving signal output module 101 to maintain a low level during the active period of the touch signal (touch signal), so as to mask the output of the gate driving signal. In this way, during the effective period of the touch signal, the latch module 102 latches the gate control signal, and the signal shielding module 103 shields the output of the gate driving signal, so that the interference of the gate driving signal on the touch signal can be avoided, the phenomenon of misjudging the touch position is reduced, and the touch performance is improved. Further, after the touch signal is ended, the gate driving signal output module 101 may continue to output the gate driving signal according to the latched gate control signal.
Based on the functions implemented by the above modules, a specific circuit of a gate driving unit according to an embodiment of the present invention is shown in fig. 2.
The gate driving signal output module 101 may specifically include: a control signal input circuit 201, a drive signal output circuit 202, and a reset circuit 203.
The control signal input circuit 201 is configured to output a high level from an output terminal according to an input or latched gate control signal.
The driving signal output circuit 202 is configured to output a gate driving signal from an output terminal of the control signal input circuit 201 under the driving of a clock signal according to a high level at the output terminal;
the reset circuit 203 is configured to reset the output terminal of the control signal input circuit to a low level when receiving a reset signal.
Specifically, the control signal input circuit 201 may specifically include: a transistor M13 and a transistor M1;
the grid electrode of the M13 is connected to the Input end of the grid drive unit and is connected with the grid control signal (Input signal), one of the source electrode and the drain electrode of the M13 is connected with the grid electrode of the M1, and the other one is connected with the grid electrode of the M13; one of a source and a drain of M1 is connected to a VDD (circuit operating voltage) signal, and the other is connected to the reset circuit 203 as an output terminal of the control signal input circuit 201; wherein the VDD signal is at a low level during an active period of the touch signal (touch signal).
The driving signal output circuit 202 may specifically include: a transistor M3 and a capacitor C1;
the gate of M3 is connected to the output of the control signal input circuit 201 and one end of C1 as the input of the driving signal output circuit 202, one of the source and drain of M3 is connected to the clock signal terminal of the gate driving unit to receive the Clock (CLK) signal, and the other is connected to the other end of C1 as the output of the driving signal output circuit 202.
The reset circuit 203 may specifically include: a transistor (or TFT element) M2.
Wherein, the grid of M2 is connected to the Reset (Reset) signal end of the grid drive unit; one of the source and the drain of M2 is connected to the output terminal of the control signal input circuit 201, and the other is connected to the VGL signal.
The latch module 102 may specifically include: a transistor M14 and a capacitor C2;
the C2 is connected across the source and the drain of the M14, and the gate of the M14 is connected to the output terminal of the gate driving signal output module 202; one of the source and the drain of M14 is connected to the Gate of M1, and the other is connected to a VGL (Voltage Gate Low) signal.
The signal shielding module 103 may specifically include: an output control circuit 211 and a pull-down control circuit 212.
The output control circuit 211 is configured to control the output end of the driving signal output circuit to be maintained at a low level during an active period of the touch signal.
And the pull-down control circuit 212 is used for switching off the control of the output control circuit on the output end of the drive signal output circuit after the touch signal is finished.
The output control circuit 211 may specifically include: transistors M4, M10, M11, M12;
wherein M4 is connected with the source of M10, and M4 is connected with the drain of M10; one of the source and the drain of the M4 is connected with the output end of the driving signal output circuit, and the other is connected with a VGL signal; the grid of the M4 is connected to the touch switch signal end of the grid driving unit, and is connected with the switch signal (TP _ SW signal) of the touch signal; m4 is connected with the grid of M12; the TP _ SW signal is generated from the touch signal: when the effective signal of the touch signal arrives, the TP _ SW signal becomes high level when the effective signal arrives at the first system clock period; when the valid signal of the touch signal is over, the TP _ SW signal goes low when the first system clock cycle arrives. Thus, the TP _ SW signal is at a high level during the active period of the touch signal.
The TP _ SW signal can be implemented by a sequential circuit, such as a logic programming or logic circuit in an IC (integrated circuit) chip or FPC (flexible circuit board), which is well known to those skilled in the art and will not be described herein.
M11 is connected with the source of M12, M11 is connected with the drain of M12; one of the source and the drain of the M11 is connected with the output end of the control signal input circuit, and the other is connected with a VGL signal; m11 was connected to the gate of M10.
The pull-down control circuit 212 may specifically include: transistors M5, M6, M8, M9;
wherein the gate of M9 is connected to GCH signal, one of the source and drain of M9 is connected to the gate of M5, and the other is connected to the gate of M9; one of a source and a drain of the M5 is connected to a GCH (Gate Control High Voltage) signal, and the other is connected to a Gate of the M11; the GCH signal is a high level signal.
The grid of the M6 is connected with the output end of the control signal input circuit and is connected with the grid of the M8; one of the source and the drain of M8 is connected with the gate of M5, and the other is connected to VGL signal; one of the source and drain of M6 is connected to the gate of M11, and the other is connected to the VGL signal.
It is obvious that other circuits may be used by those skilled in the art to implement the functions of the above modules, and these circuits should also be within the scope of the present invention.
The working flow of the gate driving unit in each time phase in the embodiment of the present invention, as shown in fig. 3, includes the following time phases:
the first Time period (Time1 period), which is the input period of the gate control signal: the gate driving signal output module 101 outputs a gate driving signal from an output terminal under the driving of a Clock (CLK) signal according to an Input gate control signal (Input signal); the latch module 102 may latch the gate control signal (Input signal) after the Input signal arrives.
Specifically, in the Time1 phase, Input (gate control signal) and VDD are at high level, TP _ SW, CLK and Reset signals are at low level, M2, M4, M12 and M14 are turned off, M13 is turned on, and the capacitor C2 is charged; the point PH of the connection point between M14 of the latch module 102 and the gate of M1 of the control signal input circuit 201 is at a high level, at this time, M1 is turned on, the capacitor C1 is charged, the potential at the output end PU of the control signal input circuit 201 is at a high level, M6 and M8 are turned on, so that the point PD at the connection point between the gates of M11 and M10 is pulled down to VGL, and M10 and M11 are turned off, thereby ensuring the normal output of the gate driving signal output module 101.
The second Time period (Time2 period), which is the valid period of touch signal: the signal shielding module 103 maintains an Output _ N point of the Output terminal of the gate driving signal Output module 101 at a low level, and shields the Output of the gate driving signal; the latch block 102 holds the state of the latch gate control signal (Input signal).
Specifically, in the Time2 stage, when the touch signal comes, VDD is low, the PU point is low, M6 and M8 are turned off, the PD potential is high, M10 and M11 are turned on, and the PU point and the Output end Output _ N point of the gate driving signal Output module 101 are maintained at low level;
further, in the first system clock period after the touch signal arrives, TP _ SW is at a high level, and the high level of TP _ SW is maintained until the touch signal ends. During the period that TP _ SW is high, M4 and M12 are turned on, and PU point and Output _ N point are maintained to low level, since Output _ N point is low level, M14 is always turned off, and the voltage on capacitor C2 is kept as input voltage VGH.
The third Time period (Time3 period), which is the end period of touch signal: the control signal Input circuit 201 outputs a high level according to the gate control signal (Input signal) latched by the latch module 102.
Specifically, in the Time3 phase, the touch signal ends, VDD returns to the high level, TP _ SW is the low level, due to the holding effect of the capacitor C2, the M1 transistor is turned on, the capacitor C1 is charged, the PU point is the high level, M6 and M8 are turned on, the PD point is pulled low, and M10 and M11 are turned off, so that the normal output of the gate driving signal output module 101 is ensured. At the same time, TP _ SW is turned off at low levels M4 and M12, which also ensures normal Output of the gate driving signal Output module 101, and since the CLK signal is at low level, Output _ N is at low level and no gate driving signal is Output.
The above-mentioned timing relationship between the touch signal and VDD (i.e. when the touch signal comes, VDD is at a low level; when the touch signal ends, VDD is restored to a high level), can be implemented by a timing circuit, such as a logic programming or logic circuit in an IC chip or an FPC, which is well known to those skilled in the art and will not be described herein.
The fourth Time phase (Time4 phase), which is the gate driving signal output phase: when the CLK signal arrives, the drive signal Output circuit 202 outputs a gate drive signal of a high level from the Output _ N point according to the high level Output from the control signal input circuit 201; further, the gate drive signal output from the drive signal output circuit 202 resets the latch block 102: the latch module releases the latched gate control signal according to the gate driving signal.
Specifically, when the CLK signal is at a high level, the Output _ N point outputs a high level, at this time, M14 is turned on, the capacitor C2 discharges, and the PH point is at a low level, so that normal display is ensured.
In the Time 1-Time 4 stages, the timing of the signals of the gate driving unit can be seen in fig. 4.
As shown in fig. 5, a gate driving circuit according to an embodiment of the present invention includes: at least two cascaded gate driving units;
the grid driving signal output by the grid driving unit of the previous stage is used as the grid control signal input by the grid driving unit of the next stage; and the grid driving signal output by the next-stage grid driving unit is used as a reset signal of the previous-stage grid driving unit. The clock signals for the odd-ordered gate drive units are provided by the CLK1 clock line and the clock signals for the even-ordered gate drive units are provided by the CLK2 clock line.
The touch display device provided by the embodiment of the invention comprises the gate drive circuit.
According to the technical scheme of the embodiment of the invention, the grid control signal is latched and the output of the grid driving signal is shielded in the effective period of the touch signal, so that the interference of the grid driving signal to the touch signal can be avoided, the phenomenon of misjudging the touch position is reduced, and the touch performance is improved. And after the touch signal is ended, the gate driving signal can be continuously output according to the latched gate control signal, so that normal display of the display screen is ensured.
Those of skill in the art will appreciate that various operations, methods, steps in the processes, acts, or solutions discussed in the present application may be alternated, modified, combined, or deleted. Further, various operations, methods, steps in the flows, which have been discussed in the present application, may be interchanged, modified, rearranged, decomposed, combined, or eliminated. Further, steps, measures, schemes in the various operations, methods, procedures disclosed in the prior art and the present invention can also be alternated, changed, rearranged, decomposed, combined, or deleted.
Those of ordinary skill in the art will understand that: the discussion of any embodiment above is meant to be exemplary only, and is not intended to intimate that the scope of the disclosure, including the claims, is limited to these examples; within the idea of the invention, also features in the above embodiments or in different embodiments may be combined, steps may be implemented in any order, and there are many other variations of the different aspects of the invention as described above, which are not provided in detail for the sake of brevity. Therefore, any omissions, modifications, substitutions, improvements and the like that may be made without departing from the spirit and principles of the invention are intended to be included within the scope of the invention.
Claims (8)
1. A gate drive unit, comprising:
the grid driving signal output module is used for outputting a grid driving signal from an output end under the driving of a clock signal according to an input or latched grid control signal;
the latch module is used for latching the grid control signal and releasing the latched grid control signal according to the grid driving signal;
the signal shielding module is used for shielding the output of the grid driving signal in the effective period of the touch signal;
the gate driving signal output module specifically includes:
a control signal input circuit for outputting a high level from an output terminal according to an input or latched gate control signal;
the driving signal output circuit is used for outputting a grid driving signal from an output end under the driving of a clock signal according to the high level of the output end of the control signal input circuit;
the reset circuit is used for resetting the output end of the control signal input circuit to a low level when receiving a reset signal;
the control signal input circuit specifically includes: a transistor M13 and a transistor M1;
wherein the gate of M13 is connected to the gate control signal, one of the source and drain of M13 is connected to the gate of M1, and the other is connected to the gate of M13; one of a source and a drain of the M1 is connected to a VDD signal, and the other is connected to the reset circuit as an output terminal of the control signal input circuit;
and the VDD signal is at a low level in the effective period of the touch signal.
2. The gate driving unit of claim 1, wherein the latch module specifically comprises: a transistor M14 and a capacitor C2;
the C2 is connected between the source and the drain of the M14 in a bridging manner, and the gate of the M14 is connected with the output end of the gate driving signal output module; one of the source and drain of M14 is connected to the gate of M1, and the other is connected to the VGL signal.
3. The gate driving unit according to claim 1, wherein the driving signal output circuit specifically comprises: a transistor M3 and a capacitor C1;
wherein the gate of M3 is connected to the output terminal of the control signal input circuit and one terminal of C1, one of the source and drain of M3 is connected to the clock signal, and the other is connected to the other terminal of C1 as the output terminal of the driving signal output circuit.
4. The gate driving unit of claim 3, wherein the signal shielding module specifically comprises:
the output control circuit is used for controlling the output end of the driving signal output circuit to be maintained at a low level in the effective period of the touch signal;
and the pull-down control circuit is used for switching off the control of the output control circuit on the output end of the driving signal output circuit after the touch signal is finished.
5. A gate drive unit as claimed in claim 4, wherein the output control circuit comprises in particular: transistors M4, M10, M11, M12;
wherein M4 is connected with the source of M10, and M4 is connected with the drain of M10; one of the source and the drain of the M4 is connected with the output end of the driving signal output circuit, and the other is connected with a VGL signal; the grid of the M4 is connected to a switch signal of the touch signal; m4 is connected with the grid of M12;
m11 is connected with the source of M12, M11 is connected with the drain of M12; one of the source and the drain of the M11 is connected with the output end of the control signal input circuit, and the other is connected with a VGL signal; m11 was connected to the gate of M10.
6. The gate driving unit of claim 5, wherein the pull-down control circuit comprises: transistors M5, M6, M8, M9;
wherein the gate of M9 is connected to GCH signal, one of the source and drain of M9 is connected to the gate of M5, and the other is connected to the gate of M9; one of the source and drain of M5 is connected to the GCH signal, the other is connected to the gate of M11;
the grid of the M6 is connected with the output end of the control signal input circuit and is connected with the grid of the M8; one of the source and the drain of M8 is connected with the gate of M5, and the other is connected to VGL signal; one of the source and drain of M6 is connected to the gate of M11, and the other is connected to the VGL signal.
7. A gate drive circuit comprising: at least two cascaded gate drive units as claimed in any one of claims 1 to 6; wherein the content of the first and second substances,
the grid driving signal output by the upper-stage grid driving unit is used as a grid control signal input by the lower-stage grid driving unit;
and the grid driving signal output by the next-stage grid driving unit is used as a reset signal of the previous-stage grid driving unit.
8. A touch display device comprising the gate driver circuit as claimed in claim 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810031760.7A CN108241454B (en) | 2018-01-12 | 2018-01-12 | Touch display device, gate driving circuit and driving unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810031760.7A CN108241454B (en) | 2018-01-12 | 2018-01-12 | Touch display device, gate driving circuit and driving unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108241454A CN108241454A (en) | 2018-07-03 |
| CN108241454B true CN108241454B (en) | 2021-02-26 |
Family
ID=62699585
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810031760.7A Active CN108241454B (en) | 2018-01-12 | 2018-01-12 | Touch display device, gate driving circuit and driving unit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108241454B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1760964A (en) * | 2004-10-15 | 2006-04-19 | 夏普株式会社 | Liquid crystal display apparatus and method of preventing malfunction in same |
| CN103218978A (en) * | 2012-01-18 | 2013-07-24 | 联咏科技股份有限公司 | Display driving device and driving method of display panel |
| CN105096879A (en) * | 2015-08-20 | 2015-11-25 | 京东方科技集团股份有限公司 | Shift register unit, driving method thereof, gate driving device and display device |
| CN105448269A (en) * | 2016-01-12 | 2016-03-30 | 京东方科技集团股份有限公司 | Shift register unit, grid driving circuit and display apparatus |
| CN106297621A (en) * | 2015-06-03 | 2017-01-04 | 友达光电股份有限公司 | Gate driver circuit, touch control display apparatus and driving method thereof |
| CN107068106A (en) * | 2017-06-21 | 2017-08-18 | 京东方科技集团股份有限公司 | Shift register cell, driving method, gate driving circuit and display device |
| CN107221279A (en) * | 2017-05-19 | 2017-09-29 | 南京中电熊猫平板显示科技有限公司 | A kind of bilateral scanning drive circuit |
| CN107516505A (en) * | 2017-10-19 | 2017-12-26 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate driving circuit and display panel |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105047159B (en) * | 2015-08-24 | 2017-11-10 | 深圳市华星光电技术有限公司 | A kind of GOA circuits and liquid crystal display |
| CN105047168B (en) * | 2015-09-01 | 2018-01-09 | 京东方科技集团股份有限公司 | Shift register, gate driving circuit and display device |
| CN107369407B (en) * | 2017-09-22 | 2021-02-26 | 京东方科技集团股份有限公司 | Shifting register unit and driving method thereof, grid driving circuit and display panel |
-
2018
- 2018-01-12 CN CN201810031760.7A patent/CN108241454B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1760964A (en) * | 2004-10-15 | 2006-04-19 | 夏普株式会社 | Liquid crystal display apparatus and method of preventing malfunction in same |
| CN103218978A (en) * | 2012-01-18 | 2013-07-24 | 联咏科技股份有限公司 | Display driving device and driving method of display panel |
| CN106297621A (en) * | 2015-06-03 | 2017-01-04 | 友达光电股份有限公司 | Gate driver circuit, touch control display apparatus and driving method thereof |
| CN105096879A (en) * | 2015-08-20 | 2015-11-25 | 京东方科技集团股份有限公司 | Shift register unit, driving method thereof, gate driving device and display device |
| CN105448269A (en) * | 2016-01-12 | 2016-03-30 | 京东方科技集团股份有限公司 | Shift register unit, grid driving circuit and display apparatus |
| CN107221279A (en) * | 2017-05-19 | 2017-09-29 | 南京中电熊猫平板显示科技有限公司 | A kind of bilateral scanning drive circuit |
| CN107068106A (en) * | 2017-06-21 | 2017-08-18 | 京东方科技集团股份有限公司 | Shift register cell, driving method, gate driving circuit and display device |
| CN107516505A (en) * | 2017-10-19 | 2017-12-26 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate driving circuit and display panel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108241454A (en) | 2018-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10170069B2 (en) | Shift register, driving method thereof and gate driving device having stable output | |
| CN109147635B (en) | Shift register, driving method thereof and display device | |
| US10622081B2 (en) | Shift register, gate driving circuit and display device | |
| US9558701B2 (en) | Shift register, integrated gate line driving circuit, array substrate and display | |
| US10262615B2 (en) | Shift register, driving method, and gate electrode drive circuit | |
| JP6239325B2 (en) | Gate drive circuit, array substrate, and display device | |
| JP6193969B2 (en) | Gate drive circuit, gate drive method, and liquid crystal display | |
| KR101443126B1 (en) | Gate driver on array, shifting register and display screen | |
| WO2017054399A1 (en) | Shift register, drive method therefor, gate drive circuit and display apparatus | |
| CN107909959B (en) | Shifting register unit, driving method thereof, grid driving circuit and display device | |
| EP2498260A1 (en) | Shift register and the scanning signal line driving circuit provided there with, and display device | |
| US20180040382A1 (en) | Shift registers and driving methods thereof, gate driving apparatus and display apparatuses | |
| US9905179B2 (en) | Shift register, driving method, gate driving circuit and display device | |
| JP5436049B2 (en) | Shift register circuit, shift register circuit design method, and semiconductor device | |
| US9767916B2 (en) | Shift register and display apparatus | |
| EP2881934A1 (en) | Shift register unit, shift register and display device | |
| US11170696B2 (en) | Gate drive circuit and display panel | |
| WO2010050262A1 (en) | Shift register circuit, display device and shift register circuit driving method | |
| US10878757B2 (en) | Shift register and time-sharing controlling method thereof, display panel and display apparatus | |
| JP2009049985A (en) | Method and device for reducing voltage at bootstrap point in electronic circuits | |
| CN106952603B (en) | Shift register unit, shift register circuit, driving method and display device | |
| US11423823B2 (en) | Shift register and driving method thereof, gate driving circuit and display device capabling reset the output terminal | |
| CN108538233B (en) | Shifting register, driving method thereof, grid driving circuit and display device | |
| CN108847174B (en) | Shift register circuit and driving method thereof, gate drive circuit and display panel | |
| CN108241454B (en) | Touch display device, gate driving circuit and driving unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |