CN108231131B - eMMC test method and device - Google Patents
eMMC test method and device Download PDFInfo
- Publication number
- CN108231131B CN108231131B CN201611160426.9A CN201611160426A CN108231131B CN 108231131 B CN108231131 B CN 108231131B CN 201611160426 A CN201611160426 A CN 201611160426A CN 108231131 B CN108231131 B CN 108231131B
- Authority
- CN
- China
- Prior art keywords
- lower computer
- state
- message
- usb endpoint
- usb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
Abstract
The embodiment of the invention discloses an eMMC testing method and a device, wherein the method comprises the following steps: if the lower computer detects that the lower computer receives the message, the lower computer is in an interruption state, and the state of the corresponding USB endpoint is in a non-receivable state; the lower computer determines whether the message contains a data type command or not; and the lower computer responds to the message according to the determination result. By adopting the technical scheme, the embodiment of the invention automatically controls whether the lower computer receives the message transmitted by the upper computer according to the state of the USB endpoint without carrying out repeated handshaking information to control the upper computer to send data, thereby improving the testing efficiency, and when the USB endpoint corresponding to the lower computer is in the non-receivable state, the USB can continuously retransmit the message which is not received by the USB endpoint, thereby effectively avoiding the loss of data packets.
Description
Technical Field
The embodiment of the invention relates to the technical field of detection of electronic products, in particular to an eMMC testing method and device.
Background
The eMMC (embedded Multi Media card) is an embedded multimedia card. eMMC is a standard specification of an embedded memory that is established by the MMC association and is mainly used for electronic products such as mobile phones and tablet computers. The eMMC integrates a controller in the package that provides a standard interface and manages the flash memory, allowing the handset vendor to focus on other parts of the product development and reduce the time to market for the product.
As the application of the eMMC becomes more and more extensive, the performance test requirement for the eMMC becomes more and more urgent. The performance test of the eMMC mainly comprises the following steps: power supply test, signal test, power consumption test, stability test and the like. At present, a chip test method is mostly adopted for the eMMC performance test, namely, a chip test seat is connected with an intelligent device so as to test the basic read-write function of the intelligent device, but the test efficiency of the existing test method is low.
Disclosure of Invention
In view of this, embodiments of the present invention provide an eMMC testing method and apparatus to solve the technical defect of low testing efficiency of the existing eMMC testing method.
In a first aspect, an embodiment of the present invention provides an eMMC test method, including:
if the lower computer detects that the lower computer receives the message, the lower computer is in an interruption state, and the state of the corresponding USB endpoint is in a non-receivable state;
the lower computer determines whether the message contains a data type command or not;
and the lower computer responds to the message according to the determination result.
In a second aspect, an embodiment of the present invention further provides an eMMC testing apparatus, including:
the message detection module is used for enabling the lower computer to be in an interruption state and enabling the corresponding USB endpoint to be in a non-receivable state if the lower computer detects that the lower computer receives a message;
the data detection module is used for determining whether the message contains a data type command or not by the lower computer;
and the response module is used for responding the message by the lower computer according to the determination result.
According to the technical scheme provided by the embodiment of the invention, when the lower computer detects that the lower computer receives the message, the lower computer is controlled to be in the interrupt state, and the corresponding USB endpoint state is in the non-receivable state, so that whether the received message contains a data type command or not is judged, and the received message is responded. By adopting the technical scheme, the embodiment of the invention controls whether the lower computer receives the message transmitted by the upper computer according to the state of the USB endpoint, does not need to carry out repeated handshake information to control the upper computer to send data, improves the testing efficiency, and continuously retransmits the message which is not received by the USB endpoint when the USB endpoint corresponding to the lower computer is in the unreceivable state, thereby effectively avoiding the loss of data packets.
Drawings
Fig. 1 is a schematic flow chart of an eMMC testing method according to an embodiment of the present invention;
fig. 2 is a schematic flow chart of an eMMC testing method according to a second embodiment of the present invention;
fig. 3 is a schematic structural diagram of an eMMC testing apparatus according to a third embodiment of the present invention.
Detailed Description
The technical scheme of the invention is further explained by the specific implementation mode in combination with the attached drawings. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
Before discussing exemplary embodiments in more detail, it should be noted that some exemplary embodiments are described as processes or methods depicted as flowcharts. Although a flowchart may describe the steps as a sequential process, many of the steps can be performed in parallel, concurrently or simultaneously. In addition, the order of the steps may be rearranged. The process may be terminated when its operations are completed, but may have additional steps not included in the figure. The processes may correspond to methods, functions, procedures, subroutines, and the like.
Example one
Fig. 1 is a flowchart of an eMMC testing method according to an embodiment of the present invention, where the method is applicable to an eMMC test and may be executed by an eMMC testing apparatus, where the apparatus may be implemented by software and/or hardware and may be generally integrated in an eMMC testing platform. As shown in fig. 1, the method comprises the steps of:
and 110, if the lower computer detects that the lower computer receives the message, the lower computer is in an interruption state, and the state of the corresponding USB endpoint is in a non-receivable state.
Typically, an eMMC test development platform generally consists of an upper computer and a lower computer, the upper computer is a computer capable of directly sending out an operation command, the lower computer is a computer directly controlling equipment to obtain equipment conditions, the command sent by the upper computer is firstly sent to the lower computer, and the lower computer analyzes the command into a corresponding time sequence signal to directly control corresponding equipment.
For example, in the process of performing a write test on the eMMC, the upper computer sends data to the lower computer, specifically, the upper computer sends data to the lower computer through a Universal Serial Bus (USB), the lower computer has a USB endpoint in butt joint with the USB, if the lower computer detects that it receives message information sent by the upper computer, the lower computer is in an interrupt state, that is, the lower computer cannot receive a message sent by the upper computer, and the USB endpoint corresponding to the lower computer is in a NAK state, that is, the USB endpoint of the lower computer is in a state that it cannot receive a new message. In addition, when the state of the USB endpoint is VALID, the USB endpoint of the lower computer is in a state capable of receiving the message.
And step 120, the lower computer determines whether the message contains the data type command.
And step 130, the lower computer responds to the message according to the determination result.
For example, the lower computer determines whether the received packet contains a data type command, and responds to the received packet according to the determination result.
The existing eMMC test development platform generally consists of an upper computer and a lower computer, wherein the upper computer and the lower computer communicate according to a USB communication protocol. For example, in the process of performing write test on the eMMC, the upper computer sends data to the lower computer, and at this time, the upper computer and the lower computer usually need to stop sending data through corresponding handshake information, thereby greatly reducing the eMMC test efficiency.
According to the technical scheme provided by the embodiment, when the lower computer detects that the lower computer receives the message, the lower computer is automatically controlled to be in the interrupt state, the corresponding USB endpoint state is in the non-receivable state, whether the received message contains a data type command or not is judged, and the received message is responded. The lower computer is automatically controlled to receive the message transmitted by the upper computer according to the state of the USB endpoint, multiple times of handshaking information is not needed to control the upper computer to send data, the testing efficiency is improved, and when the USB endpoint corresponding to the lower computer is in an unreceivable state, the USB can continuously retransmit the message which is not received by the USB endpoint, so that the loss of a data packet is effectively avoided.
Example two
Fig. 2 is a flowchart illustrating an eMMC testing method according to a second embodiment of the present invention, where in this embodiment, based on the foregoing embodiment, a "lower computer responds to a message according to a determination result" is optimized, and as shown in fig. 2, the method includes the following steps:
the eMMC test begins and proceeds to step 210.
And step 220, entering a main loop.
For example, the technical solution provided by this embodiment is only an exemplary illustration of a certain performance test, such as an eMMC write test, and entering the main loop may be to execute other test commands in the eMMC test platform, such as a read test.
In step 230, the lower computer is in an interrupt state, and the state of the corresponding USB endpoint is in a non-receivable state.
And step 250, the lower computer exits the interrupt state, processes the message, and after the processing is finished, the USB endpoint is in a receivable state and jumps to the step 200.
And step 260, the lower computer stores the data contained in the message.
For example, if the flow is an eMMC write test, the lower computer performs a write operation after receiving data of a certain size, for example, the preset fixed byte may be 512 bytes, and the lower computer performs the eMMC write operation when receiving data of 512 bytes, so that the lower computer needs to detect whether message data received by the lower computer is larger than the preset byte size.
For example, if data included in a message stored in the lower computer is less than or equal to a preset fixed byte, the state of the USB endpoint is set to a VALID state, that is, the USB endpoint can receive a new message sent by the upper computer.
For example, if the data contained in the message stored by the lower computer is greater than the preset fixed byte, after the lower computer processes the stored data, the state of the USB endpoint is set to be VALID. Additionally, when the lower computer enters the interrupt state, the state of the USB endpoint may automatically change from VALID to NAK.
And step 200, ending.
Illustratively, the end in step 200 may refer to the end of this write test.
Usually, when the lower computer is interrupted, the state of the USB endpoint is an unreceivable state, that is, the lower computer cannot receive a new message, but the USB will continuously retransmit a message that is failed to be sent until the corresponding USB endpoint can receive the message. According to the technical scheme provided by the embodiment, based on the communication characteristics of the USB, when the lower computer exits from the interrupt after the write operation is completed, the state of the USB endpoint is changed into the state capable of receiving the message, so that the lower computer can continuously receive new message information, whether the lower computer receives the message transmitted by the upper computer is automatically controlled according to the state of the USB endpoint, the upper computer is controlled to send data without handshaking information for many times, and the testing efficiency is improved. When the lower computer is interrupted, the state of the USB endpoint is automatically changed into an unreceivable state, and the USB can continuously retransmit messages which are not received by the USB endpoint corresponding to the lower computer according to the communication characteristics of the USB, so that the loss of data packets is effectively avoided.
EXAMPLE III
Fig. 3 is a schematic structural diagram of an eMMC testing apparatus according to a third embodiment of the present invention, where the eMMC testing apparatus may be implemented by software and/or hardware, and may perform an eMMC test by executing an eMMC testing method. As shown in fig. 3, the apparatus may include:
the message detection module 310 is configured to, if the lower computer detects that the lower computer receives a message, enable the lower computer to be in an interrupt state, and enable the corresponding USB endpoint to be in a non-receivable state;
the data detection module 320 is used for determining whether the message contains a data type command by the lower computer;
the response module 330 is configured to respond to the packet according to the determination result by the lower computer.
According to the technical scheme provided by the embodiment, if the lower computer detects that the lower computer receives the message, the lower computer automatically enters the interrupt state, and the corresponding USB endpoint state is in the non-receivable state, so that whether the received message contains the data type command or not is judged, and the received message is responded. The lower computer is automatically controlled to receive the message transmitted by the upper computer according to the state of the USB endpoint, multiple times of handshaking information is not needed to control the upper computer to send data, the testing efficiency is improved, and when the USB endpoint corresponding to the lower computer is in an unreceivable state, the USB can continuously retransmit the message which is not received by the USB endpoint, so that the data packet loss is effectively avoided.
On the basis of the above embodiment, the response module 330 includes:
the first response unit is used for storing the data contained in the message by the lower computer and determining whether the stored data is larger than a preset fixed byte or not if the message contains a data type command;
the first processing unit is used for exiting the interrupt state by the lower computer and processing the stored data if the interrupt state is larger than the interrupt state, and the USB endpoint is in a receivable state after the processing is finished;
and the second processing unit is used for enabling the state of the USB endpoint to be in a receivable state if the state is equal to or smaller than the first processing unit.
On the basis of the above embodiment, the response module 330 further includes:
and the second response unit is used for exiting the interrupt state by the lower computer if the message does not contain the data type command, processing the message and enabling the USB endpoint to be in a receivable state after the message is processed.
The eMMC test apparatus provided in the above embodiment may execute the eMMC test method provided in any embodiment of the present invention, and has functional modules and beneficial effects corresponding to the execution of the method. For technical details that are not described in detail in the above embodiments, reference may be made to an eMMC test method provided in any embodiment of the present invention.
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.
Claims (4)
1. An eMMC test method, comprising:
if the lower computer detects that the lower computer receives the message, the lower computer is in an interruption state, and the state of the corresponding USB endpoint is in a non-receivable state;
the lower computer is a computer which directly controls the equipment to obtain the equipment condition;
the lower computer determines whether the message contains a data type command or not;
the lower computer responds to the message according to the determination result;
the lower computer responds to the message according to the determination result, and the method comprises the following steps: if the message contains a data type command, the lower computer stores the data contained in the message and determines whether the stored data is larger than a preset fixed byte or not;
if the current state is greater than the interrupt state, the lower computer exits the interrupt state, the stored data is processed, and the USB endpoint is in a receivable state after the processing is finished;
if the current state of the USB endpoint is equal to or less than the acceptable state, the state of the USB endpoint is in the acceptable state;
and when the state of the USB endpoint is an unreceivable state, the USB endpoint can continuously retransmit the message failed to be sent until the corresponding USB endpoint can receive the message failed to be sent.
2. The method of claim 1, wherein the lower computer responds to the message according to the determination result, further comprising:
and if the message does not contain the data type command, the lower computer exits the interrupt state, processes the message, and the USB endpoint is in a receivable state after the processing is finished.
3. An eMMC test device, comprising:
the message detection module is used for enabling the lower computer to be in an interruption state and enabling the corresponding USB endpoint to be in a non-receivable state if the lower computer detects that the lower computer receives a message;
the lower computer is a computer which directly controls the equipment to obtain the equipment condition;
the data detection module is used for determining whether the message contains a data type command or not by the lower computer;
the response module is used for responding the message by the lower computer according to the determination result;
the response module includes: the lower computer stores the data contained in the message and determines whether the stored data is larger than a preset fixed byte or not if the message contains a data type command;
the first processing unit is used for exiting the interrupt state by the lower computer and processing the stored data if the number of the USB endpoints is larger than the preset value, and the USB endpoints are in a receivable state after the stored data are processed;
the second processing unit is used for enabling the state of the USB endpoint to be in a receivable state if the state of the USB endpoint is equal to or smaller than the first processing unit;
when the USB endpoint is in an unreceivable state, the USB endpoint can continuously retransmit the message with the failed transmission until the corresponding USB endpoint can receive the message with the failed transmission.
4. The apparatus of claim 3, wherein the response module further comprises:
and the second response unit is used for exiting the interrupt state by the lower computer if the message does not contain the data type command, processing the message, and enabling the USB endpoint to be in a receivable state after the processing is finished.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611160426.9A CN108231131B (en) | 2016-12-15 | 2016-12-15 | eMMC test method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611160426.9A CN108231131B (en) | 2016-12-15 | 2016-12-15 | eMMC test method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108231131A CN108231131A (en) | 2018-06-29 |
| CN108231131B true CN108231131B (en) | 2021-01-01 |
Family
ID=62651464
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611160426.9A Active CN108231131B (en) | 2016-12-15 | 2016-12-15 | eMMC test method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108231131B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114726765B (en) * | 2022-02-28 | 2023-04-07 | 福建星云检测技术有限公司 | Control method and device for lithium battery test system |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101420299B (en) * | 2008-11-28 | 2010-09-01 | 北京飞天诚信科技有限公司 | Method for enhancing stability of intelligent cipher key equipment and intelligent cipher key equipment |
| CN102565671B (en) * | 2011-12-16 | 2013-12-11 | 电子科技大学 | Dynamic allocation method for on-line programming of integrated circuit tester |
| CN103049706B (en) * | 2012-11-21 | 2015-06-17 | 飞天诚信科技股份有限公司 | Method for improving data operation speed |
-
2016
- 2016-12-15 CN CN201611160426.9A patent/CN108231131B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN108231131A (en) | 2018-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR20180017035A (en) | Test for 50 nanosecond spike filter | |
| CN104469905B (en) | Reduce the method and system of power consumption when NFC chip is left unused | |
| CN107908589B (en) | I3C communication verification system and method for verifying slave device and master-slave device | |
| CN108037938B (en) | Card opening method of eMMC | |
| CN105700732A (en) | Apparatus, system and method for communication of touch sensor information | |
| WO2020034908A1 (en) | Method for communication between remote control and mobile terminal, device, and remote control | |
| TW201428477A (en) | Methods and apparatus for reducing power consumption within embedded systems | |
| CN112260366B (en) | Charging method, charging device and charger | |
| CN105975303A (en) | Upgrade control method and device | |
| CN108231131B (en) | eMMC test method and device | |
| CN105718396A (en) | I<2>C bus device with big data master device transmission function and communication method thereof | |
| CN104615558B (en) | A kind of data transferring method and electronic device | |
| CN111143898B (en) | Data protection method for pluggable memory device | |
| CN108121434B (en) | Clock control method of display interface, mobile terminal and storage medium | |
| US20100106869A1 (en) | USB Storage Device and Interface Circuit Thereof | |
| US11841756B2 (en) | Method for information configuration in power mode change for an interconnection protocol, controller and storage device | |
| CN111414322B (en) | Method, system, equipment and storage medium for adapting Nand flash interface working protocol | |
| CN111371799B (en) | Method, device and equipment for controlling data receiving and transmitting of MCTP (Multi-channel media Port) controller | |
| JP2006011865A (en) | Cell phone terminal power supply system | |
| CN113886297A (en) | SPI concurrent communication SE device and method based on DMA | |
| US10795421B2 (en) | Power transfer synchronization for information handling system and external device | |
| TW201321994A (en) | Mobile storage device and method for dynamically adjusting the operation mode thereof | |
| CN112398202A (en) | Configuration method and device of chip power supply power, electronic equipment and storage medium | |
| CN112423280A (en) | Wireless communication method, system and medium based on Bluetooth private protocol | |
| TW201500927A (en) | Systems and methods for recovering higher speed communication between devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: Room 101, Floor 1-5, Building 8, Yard 9, Fenghao East Road, Haidian District, Beijing 100094 Patentee after: Zhaoyi Innovation Technology Group Co.,Ltd. Address before: 100083 12 Floors, Block A, Tiangong Building, Science and Technology University, 30 College Road, Haidian District, Beijing Patentee before: GIGADEVICE SEMICONDUCTOR(BEIJING) Inc. |
|
| CP03 | Change of name, title or address |