CN108183840A - Verification method, device and the realization device of switch performance - Google Patents
Verification method, device and the realization device of switch performance Download PDFInfo
- Publication number
- CN108183840A CN108183840A CN201711466907.7A CN201711466907A CN108183840A CN 108183840 A CN108183840 A CN 108183840A CN 201711466907 A CN201711466907 A CN 201711466907A CN 108183840 A CN108183840 A CN 108183840A
- Authority
- CN
- China
- Prior art keywords
- data flow
- message
- interchanger
- token
- verification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
- H04L43/0876—Network utilisation, e.g. volume of load or congestion level
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
- H04L43/0805—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability
- H04L43/0817—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability by checking functioning
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/215—Flow control; Congestion control using token-bucket
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Environmental & Geological Engineering (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The present invention provides a kind of verification method of switch performance, device and realization devices；Wherein, this method includes：Data flow is generated according to the configuration parameter of setting；The configuration parameter includes port parameter and stream parameter；Multiple message descriptors are included in data flow；The number of token number and burst message in current token bucket, output stream；Message descriptor in data flow, generates corresponding message；Message is input in interchanger, performance verification is carried out to interchanger according to the output result of interchanger.The present invention can generate the data flow and message that output meets the requirements such as traffic requirement, bursty data amount, realize the accurate control of input stimulus, and test vector covering surface is big, and accurate, comprehensive verification can be carried out to the function and performance of interchanger, improves verification efficiency.
Description
Technical field
The present invention relates to network performance verification technique field, more particularly, to a kind of verification method of switch performance, dress
It puts and realization device.
Background technology
The performance of Ethernet generally includes the performance of independent Ethernet system and the performance of ethernet switch port, also wraps
Include performance of whole network power system capacity etc..As network size is increasing, function becomes increasingly complex, to being exchanged in network
Generator terminal mouth performance requirement is higher and higher, also higher and higher to the port performance requirement of switch network chip accordingly.
Existing ASIC (Application Specific Integrated Circuit, application-specific integrated circuit) performance
Verification method, the mode of generally use directly excitation, the mode of observation design code internal node waveform determine whether performance is full
Foot requirement；However, which without standard measure transmission bandwidth, can only choose several situations, it is thick by way of being measured on waveform
Whether estimation performance slightly meets the requirements, and this rough verification mode accuracy is relatively low, cannot meet port performance and test
The requirement of card.
For above-mentioned existing switch performance verification mode accuracy it is relatively low the problem of, not yet propose effective solution
Certainly scheme.
Invention content
In view of this, the purpose of the present invention is to provide a kind of verification method of switch performance, device and realization dresses
It puts, accurate, comprehensive verification is carried out with the function to interchanger and performance, improves verification efficiency.
In a first aspect, an embodiment of the present invention provides a kind of verification method of switch performance, including：According to setting
Parameter is configured and generates data flow；Wherein, configuration parameter includes port parameter and stream parameter；It is retouched in data flow comprising multiple messages
State symbol；The number of token number and burst message in current token bucket, output stream；Message in data flow
Descriptor generates corresponding message；Message is input in interchanger, interchanger is carried out according to the output result of interchanger
Performance verification.
With reference to first aspect, an embodiment of the present invention provides the first possible embodiment of first aspect, wherein,
Above-mentioned the step of data flow is generated according to the configuration parameter of setting, including：According to port parameter and stream parameter, pass through random number
Generator generates data flow.
With reference to first aspect, an embodiment of the present invention provides second of possible embodiment of first aspect, wherein,
The step of number of token number and burst message in the above-mentioned bucket according to current token, output stream, including：Setting cycle
Initial value i=1, the total number K per the number of secondary burst message, token bucket token thresholding and data flow；According to the transmission of setting
Rate periodically fills token into token bucket；Perform following circulate operations；Circulate operation：Calculate the word for obtaining data flow
Joint number；Judge whether the token number in current token bucket is more than token thresholding, and the number for the message that happens suddenly is more than zero；If
It is output stream, the token number in token bucket subtracts the total bytes of data flow；I=i+1；Continue to execute above-mentioned cycle behaviour
Make, until i=K；If not, i=i+1；Above-mentioned circulate operation is continued to execute, to carry out the output of lower a data stream operation,
Until i=K.
With reference to first aspect, an embodiment of the present invention provides the third possible embodiment of first aspect, wherein,
It is above-mentioned that message is input in interchanger, according to the output result of interchanger to interchanger carry out performance verification the step of, packet
It includes：By the packet header queue in message and load queue, it is input in the port of interchanger in the form of FIFO；Desampler
Output result；The data transmission rate of switch port is calculated according to output result.
With reference to first aspect, an embodiment of the present invention provides the 4th kind of possible embodiment of first aspect, wherein,
The above method further includes：Data flow comprising multiple message descriptors is input in the form of FIFO in the port of interchanger；
The output result of desampler；Functional verification is carried out to interchanger according to output result.
Second aspect, an embodiment of the present invention provides a kind of verification device of switch performance, including：Data flow generates
Module, for generating data flow according to the configuration parameter of setting；Wherein, configuration parameter includes port parameter and stream parameter；Data
Multiple message descriptors are included in stream；Data flow output module, for the token number in current token bucket and burst message
Number, output stream；Message generation module for the message descriptor in data flow, generates corresponding message；
For message to be input in interchanger, performance is carried out according to the output result of interchanger to interchanger for performance verification module
Verification.
With reference to second aspect, an embodiment of the present invention provides the first possible embodiment of second aspect, wherein,
Above-mentioned data flow generation module, is additionally operable to：According to port parameter and stream parameter, data flow is generated by randomizer.
With reference to second aspect, an embodiment of the present invention provides second of possible embodiment of second aspect, wherein,
Above-mentioned data flow output module, is additionally operable to：Setting cycle initial value i=1, the number per secondary burst message, token bucket token door
The total number K of limit and data flow；According to the transmission rate of setting, token is periodically filled into token bucket；Perform following follow
Ring operates；Circulate operation：Calculate the byte number for obtaining data flow；Judge whether the token number in current token bucket is more than token
Thresholding, and the number for the message that happens suddenly is more than zero；If so, output stream, the token number in token bucket subtracts data flow
Total bytes；I=i+1；Above-mentioned circulate operation is continued to execute, until i=K；If not, i=i+1；Continue to execute above-mentioned cycle
Operation, to carry out the output of lower a data stream operation, until i=K.
With reference to second aspect, an embodiment of the present invention provides the third possible embodiment of second aspect, wherein,
Above-mentioned performance verification module, is additionally operable to：By the packet header queue in message and load queue, exchange is input in the form of FIFO
In the port of machine；The output result of desampler；The data transmission rate of switch port is calculated according to output result.
The third aspect, an embodiment of the present invention provides a kind of verification realization device of switch performance, including processor and
Machine readable storage medium, machine readable storage medium are stored with the machine-executable instruction that can be executed by processor, processing
Device performs machine-executable instruction to realize the verification method of above-mentioned switch performance.
The embodiment of the present invention brings following advantageous effect：
Verification method, device and the realization device of a kind of switch performance provided in an embodiment of the present invention are joined according to configuration
Number can generate the data flow for including message descriptor；It, can by the number of the token number in current token bucket and burst message
Meet the data flow of the requirements such as flow, number, form with output；Further according to the message descriptor in data flow, generation is corresponding
Message；And then the message is input in interchanger, performance verification is carried out to interchanger according to the output result of interchanger.It should
In mode, by setting token bucket that can generate data flow and report that output meets the requirements such as traffic requirement, bursty data amount
Text realizes the accurate control of input stimulus, and test vector covering surface is big, and the function and performance of interchanger can be carried out
Accurately, comprehensive verification, improves verification efficiency.
Other features and advantages of the present invention will illustrate in the following description, alternatively, Partial Feature and advantage can be with
Deduce from specification or unambiguously determine or by implement the present invention above-mentioned technology it can be learnt that.
For the above objects, features and advantages of the present invention is enable to be clearer and more comprehensible, better embodiment cited below particularly, and
Attached drawing appended by cooperation, is described in detail below.
Description of the drawings
It, below will be to tool in order to illustrate more clearly of the specific embodiment of the invention or technical solution of the prior art
Body embodiment or attached drawing needed to be used in the description of the prior art are briefly described, it should be apparent that, in being described below
Attached drawing be some embodiments of the present invention, for those of ordinary skill in the art, what is do not made the creative labor
Under the premise of, it can also be obtained according to these attached drawings other attached drawings.
Fig. 1 is a kind of flow chart of the verification method of switch performance provided in an embodiment of the present invention；
Fig. 2 is the flow chart of the verification method of another switch performance provided in an embodiment of the present invention；
Fig. 3 is a kind of structure diagram of the verification device of switch performance provided in an embodiment of the present invention；
Fig. 4 is a kind of structure diagram of the verification realization device of switch performance provided in an embodiment of the present invention.
Specific embodiment
Purpose, technical scheme and advantage to make the embodiment of the present invention are clearer, below in conjunction with attached drawing to the present invention
Technical solution be clearly and completely described, it is clear that described embodiment be part of the embodiment of the present invention rather than
Whole embodiments.Based on the embodiments of the present invention, those of ordinary skill in the art are not making creative work premise
Lower all other embodiments obtained, shall fall within the protection scope of the present invention.
All computers of current workplace are all connected with network, everyone is required for the meter of a networking in work
Calculation machine.The network user can use a large amount of network application, for example, the breath that can send short messages application, see the application of HD video
Deng.The extension of network function causes user to have higher demand to bandwidth.In the past, many computer resources are only adapted to
Specific website.When main resource is only applicable to working group or a building range, network manager is referred to 80/20
The rule of thumb, i.e., 80% flow are stayed in net, and remaining 20% will be connected to farther resource.
With the development of network application, above-mentioned 80/20 rule is overturned.The development of Intranet causes largely
Data needs mutually transmitted between remote resource.Basic load is concentrated on core network system can make a large amount of sheet
Ground data are sent to trunk system, and are deposited among intranet server, network system and cloud server.
How soon the application program that the network user often uses on-line customer can respond their demand as measurement performance
Standard.Its performance is mainly weighed by following index：
(1) transmission speed of the data transmission rate digital information in network medium, with it is per second transmission position number represent when
Claim bit rate, with transmission frame per second number represent when claim frame rate；Remove the expense in frame, network actual transmissions information
Ability claim rate of information transmission.
(2) rate that throughput Ethernet is successfully delivered data is throughput, can use the digit table of transmission per second
Show, can also be represented with the frame number of transmission per second.
(3) the ratio between maximum fault information that the effective information of network utilization network transmission can be transmitted with network.
(4) the data average transmission time between two websites of transmission delay, including queue waiting time and transmission
Time, this time are related with network performance also related with channel transmission rate.
(5) during response time ether network operation program, an order is sent out to obtaining what the order was answered from work station
Interval time.
(6) load capacity LAN is with the increase of work station and transmitted data amount, the change of network throughput and response time
Change amount.
As network size is increasing, function becomes increasingly complex, higher and higher to switch port performance requirement；Such as
The scale of modern ASIC design is increasing, for the ASIC projects that a time requirement is stringent, verification preliminary stage often
Focus on the realization of function, whether no time concern port performance meets the requirements.The later stage of verification is arrived, the personnel of verification start
Pay close attention to performance.And at this time in order to save the time, the verification platform progress performance that the personnel that verify can generally be multiplexed functional verification is tested
Card.Using directly excitation, the mode of observation design code internal node waveform determines whether performance meets.This verification mode
The shortcomings that be：
(1) without standard measure transmission bandwidth, several situations can only be chosen, it is rough by way of being measured on waveform to estimate
Whether meter performance meets the requirements.
(2) can not ergodic data packet each byte.
(3) can not each port of rapid scan interchanger data transmission rate.
This rough verification mode, is easy to cause omission problem.Assuming that it is pre- to verify that personnel have found that performance is not met at this time
Phase differs bigger with theory calls, and performance it is not up to standard often on framework the problem of, designer is caused to have to weight
New math courses framework, is redesigned, and the verification of early period is throwed to the winds, and causes project delay or since major defect leads to work(
Iteration can be developed and cause loss.
Based on this, it is contemplated that the problem of verification mode accuracy of existing switch performance is relatively low, the embodiment of the present invention
Provide a kind of verification method of switch performance, device and realization device；The technology can be applied to the property of switch port
Be able to verify that or functional verification in, it is particularly possible to applied to based on UVM (Universal Verification Methodology,
Generic validation methodology) platform development ASIC verification or switch port performance verification related system in；The technology can
To use relevant software or hardware realization, it is described below by embodiment.
A kind of flow chart of the verification method of switch performance shown in Figure 1, this method can be applied to service
Device, this method comprises the following steps：
Step S102 generates data flow according to the configuration parameter of setting；Wherein, the configuration parameter include port parameter and
Flow parameter；Multiple message descriptors are included in the data flow；
Step S104, the number of token number and burst message in current token bucket, output stream；Specifically,
Whether can be more than token bucket token thresholding according to the token number in current token bucket and whether the number for the message that happens suddenly is more than
Zero, output stream；
Step S106, the message descriptor in data flow, generates corresponding message；
Step S108, message is input in interchanger, and carrying out performance to interchanger according to the output result of interchanger tests
Card.
In actual implementation, the above method can be realized by the flow generator and message generator that software is realized；Its
In, for performing above-mentioned steps S102-S104, i.e. flow generator is used to generate different flow queues, not cocurrent flow flow generator
The various message descriptors of amount；Flow generator can be with FIFO (First Input First by the message descriptor of generation
Output, First Input First Output) form be sent to message generator.
Specifically, above-mentioned flow generator be responsible for generate different queue, different flow various forms message description
Symbol.The flow generator may be used a kind of algorithm based on leaky bucket and realize, i.e., in each period, per data stream all in accordance with
Respective flow adds token into respective token bucket, then judges whether token is more than order in the token bucket of the data stream
Board bucket token thresholding exports the message descriptor in the data flow, if being unsatisfactory for the next period recalculates order if meeting
Whether the token in board bucket is more than token thresholding.
For above-mentioned message generator for performing above-mentioned steps S106-S108, i.e. message generator retouches the message received
Symbol is stated as constraints, and then generates message；Since the message is generated under the constraint of message descriptor, and message is retouched
Stating symbol is generated under the constraint of configuration parameter and token bucket, thus, the message that message generator generates meets flow, stream
Various requirements such as queue, message number, message format.
In general, the message descriptor of generation can be sent directly to exchange in the form of FIFO by above-mentioned flow generator
In machine, to carry out performance verification.
A kind of verification method of switch performance provided in an embodiment of the present invention can be generated according to configuration parameter and be included
The data flow of message descriptor；By the number of the token number in current token bucket and burst message, satisfaction stream can be exported
The data flow of the requirements such as amount, number, form；Further according to the message descriptor in data flow, corresponding message is generated；It and then will
The message is input in interchanger, and performance verification is carried out to interchanger according to the output result of interchanger.In which, pass through
Setting token bucket can generate data flow and message that output meets the requirements such as traffic requirement, bursty data amount, realize defeated
Enter the accurate control of excitation, and test vector covering surface is big, the function and performance of interchanger can be carried out accurate, comprehensive
Verification, improves verification efficiency.
The flow chart of the verification method of another switch performance shown in Figure 2, this method side shown in Fig. 1
It is realized on the basis of method；This method can be applied to server, and this method is by taking the data transmission rate for verifying exchange interface as an example
It illustrates, this method comprises the following steps：
According to port parameter and stream parameter, data flow is generated by randomizer by step S202；In the data flow
Include multiple message descriptors；
Above-mentioned port parameter is referred to as port_cfg, and stream parameter is referred to as flow_cfg；The port parameter and
The value of stream parameter can be configured according to the constraint in test case, for example, the port-mark of interchanger to be verified, every
Byte number of data stream etc.；Above-mentioned port parameter and stream two groups of parameters of parameter are by controlling randomizer that can generate
Meet the data flow of actual verification demand.
Step S204, setting cycle initial value i=1, number, token bucket token thresholding and data per secondary burst message
The total number K of stream；
Step S206 according to the transmission rate of setting, periodically fills token into token bucket；
In general, above-mentioned randomizer can randomly generate data flow under the control of port parameter and stream parameter；Together
When, user can pre-set the transmission rate of flow generator, the maximum capacity of token bucket and the fill cycle of token bucket
(filling out within i.e. several seconds primary).Assuming that transmission rate is set as a bit/s, fill cycle is b seconds, then the filling of token bucket each time
Number is:a*b bit.When token number reaches maximum capacity, token number is kept.
Step S208 calculates the byte number for obtaining data flow；
Step S210, judges whether the token number in current token bucket is more than token thresholding, and the number for the message that happens suddenly is big
In zero；If so, step S212 is performed, if not, step S220 is performed, to enter next cycle；Specifically, when current
Token number in token bucket is less than byte number, then not output stream during this time recycles, into next cycle.
Step S212, output stream, the token number in token bucket subtract the total bytes of data flow；
Above-mentioned byte number is that the data flow of n can export in form of burst；If the message number that happens suddenly is n, longest message
For m, then it can allow the bursty traffic output for being up to m*n.After the output of current data stream, message generator can pass through
Following step S214 generates corresponding message.After i=i+1, when carrying out next cycle, new data flow is continued to output.
It is above-mentioned to input the data flow comprising multiple message descriptors in the form of FIFO in actual implementation
Into the port of interchanger；The output result of desampler；Functional verification is carried out to interchanger according to output result.
Step S214, the message descriptor in data flow, generates corresponding message；
Step S216, by the packet header queue in message and load queue, (load queue is referred to as payload teams
Row), it is input in the port of interchanger in the form of FIFO；
Step S218, the output result of desampler；The data transmission of switch port is calculated according to output result
Rate.
Step S220 judges whether i=K is true, if not, i=i+1, continues to execute above-mentioned steps S208, to carry out
The output operation of lower a data stream, if so, terminating.
The data transmission rate calculated can export in real time, verification personnel to be facilitated to check verification result, realization pair in time
The precise verification of switch port data transmission rate.
A kind of verification method of switch performance provided in an embodiment of the present invention, can be with according to port parameter and stream parameter
The data flow of message descriptor is included by randomizer generation；It is reported by the token number in current token bucket and burst
The number of text, can export the data flow for meeting the requirements such as flow, number, form；It is described further according to the message in data flow
Symbol, generates corresponding message；And then the message is input in interchanger, according to the output result verification interchanger of interchanger
Data transmission rate.In which, by set token bucket can generate output meet traffic requirement, bursty data amount etc. will
The data flow and message asked realize the accurate control of input stimulus, and test vector covering surface is big, can be to interchanger
Function and performance carry out accurate, comprehensive verification, improve verification efficiency.
Corresponding to above method embodiment, a kind of structural representation of the verification device of switch performance shown in Figure 3
Figure, the device include such as lower part：
Data flow generation module 30, for generating data flow according to the configuration parameter of setting；Wherein, configuration parameter includes
Port parameter and stream parameter；Multiple message descriptors are included in data flow；
Data flow output module 31 for the number of the token number in current token bucket and burst message, exports number
According to stream；
Message generation module 32 for the message descriptor in data flow, generates corresponding message；
Performance verification module 33, for message to be input in interchanger, according to the output result of interchanger to interchanger
Carry out performance verification.
A kind of verification device of switch performance provided in an embodiment of the present invention can be generated according to configuration parameter and be included
The data flow of message descriptor；By the number of the token number in current token bucket and burst message, satisfaction stream can be exported
The data flow of the requirements such as amount, number, form；Further according to the message descriptor in data flow, corresponding message is generated；It and then will
The message is input in interchanger, and performance verification is carried out to interchanger according to the output result of interchanger.In which, pass through
Setting token bucket can generate data flow and message that output meets the requirements such as traffic requirement, bursty data amount, realize defeated
Enter the accurate control of excitation, and test vector covering surface is big, the function and performance of interchanger can be carried out accurate, comprehensive
Verification, improves verification efficiency.
Further, above-mentioned data flow generation module, is additionally operable to：According to port parameter and stream parameter, sent out by random number
Raw device generates data flow.
Further, above-mentioned data flow output module, is additionally operable to：Setting recycles initial value i=1, per secondary burst message
The total number K of number, token bucket token thresholding and data flow；According to the transmission rate of setting, periodically filled out into token bucket
Fill token；Perform following circulate operations；Circulate operation：Calculate the byte number for obtaining data flow；Judge the order in current token bucket
Whether board number is more than token thresholding, and the number for the message that happens suddenly is more than zero；If so, output stream, the token in token bucket
Number subtracts the total bytes of data flow；I=i+1；Above-mentioned circulate operation is continued to execute, until i=K；If not, i=i+1；
Above-mentioned circulate operation is continued to execute, to carry out the output of lower a data stream operation, until i=K.
Further, above-mentioned performance verification module, is additionally operable to：By the packet header queue in message and load queue, with FIFO
Form be input in the port of interchanger；The output result of desampler；Switch port is calculated according to output result
Data transmission rate.
Verification method, device and the realization device of a kind of switch performance provided in an embodiment of the present invention can help to test
Witness person realizes on verification platform the complete of functional verification and performance verification to the precise verification of switch performance index
Full multiplexing, specifically includes following advantage：
1, which is realized based on UVM verification platforms, and it is completely multiple with performance verification can to realize that switch function is verified
With time of ASIC verification personnel verification platform structures can be saved.
2, which can quickly traverse each byte, and test vector covering surface is big.
3, which can realize that input stimulus accurately controls, and reach and the accurate of switch port data transmission rate is tested
Card.
4, which has the monitoring function of data transmission rate, and verification personnel is facilitated to check simulation result.
5, which autgmentability is strong, is not only adapted to the asic chip verification of Ethernet protocol, other agreements are (such as
Rapidio) verification platform could be used that.
A kind of structure diagram of the verification realization device of switch performance shown in Figure 4；The equipment includes storage
Device 100 and processor 101；Wherein, memory 100 is for one or more computer instruction of storage, one or more computer
Instruction is executed by processor, to realize the verification method of above-mentioned switch performance, should networking control method based on IPOE can be with
Including one or more in above method.
Further, Network Management Equipment shown in Fig. 4 further includes bus 102 and communication interface 103, and processor 101, communication connect
Mouth 103 and memory 100 are connected by bus 102.
Wherein, memory 100 may include high-speed random access memory (RAM, Random Access Memory),
Non-labile memory (non-volatile memory), for example, at least a magnetic disk storage may be further included.Pass through
At least one communication interface 103 (can be wired or wireless) is realized between the system network element and at least one other network element
Communication connection, internet, wide area network, local network, Metropolitan Area Network (MAN) etc. can be used.Bus 102 can be isa bus, PCI total
Line or eisa bus etc..The bus can be divided into address bus, data/address bus, controlling bus etc..For ease of representing, Fig. 4
In only represented with a four-headed arrow, it is not intended that an only bus or a type of bus.
Processor 101 may be a kind of IC chip, have the processing capacity of signal.It is above-mentioned during realization
Each step of method can be completed by the integrated logic circuit of the hardware in processor 101 or the instruction of software form.On
The processor 101 stated can be general processor, including central processing unit (Central Processing Unit, abbreviation
CPU), network processing unit (Network Processor, abbreviation NP) etc.；It can also be digital signal processor (Digital
Signal Processing, abbreviation DSP), application-specific integrated circuit (Application Specific Integrated
Circuit, abbreviation ASIC), ready-made programmable gate array (Field-Programmable Gate Array, abbreviation FPGA) or
Person other programmable logic device, discrete gate or transistor logic, discrete hardware components.It can realize or perform
Disclosed each method, step and logic diagram in disclosure embodiment.General processor can be microprocessor or should
Processor can also be any conventional processor etc..The step of method with reference to disclosed in disclosure embodiment, can be straight
It connects and is presented as that hardware decoding processor performs completion or performed with the hardware in decoding processor and software module combination
Into.Software module can be located at random access memory, flash memory, read-only memory, programmable read only memory or electrically-erasable
In the storage medium of this fields such as programmable storage, register maturation.The storage medium is located at memory 100, processor
101 read memories 100 in information, with reference to its hardware complete aforementioned embodiments method the step of.
Further, embodiment further provides a kind of machine readable storage medium, the machine readable storage mediums for the disclosure
Machine-executable instruction is stored with, when being called and being performed by processor, machine-executable instruction promotees the machine-executable instruction
Processor is made to realize the verification method of above-mentioned switch performance, the verification method of the switch performance can include above method
In it is one or more.
The computer of a kind of verification method of switch performance, device and realization device that the embodiment of the present invention is provided
Program product, the computer readable storage medium including storing program code, the instruction that said program code includes can be used for
The device described in previous one embodiment is performed, specific implementation can be found in device embodiment, and details are not described herein.
If the function realized in the form of SFU software functional unit and be independent product sale or in use, can
To be stored in a computer read/write memory medium.Based on such understanding, technical scheme of the present invention substantially or
Say that the part of the part contribute to the prior art or the technical solution can be embodied in the form of software product,
The computer software product is stored in a storage medium, and being used including some instructions (can be with so that computer equipment
Be personal computer, server or the network equipment etc.) perform all or part of each embodiment described device of the present invention
Step.And aforementioned storage medium includes：It is USB flash disk, mobile hard disk, read-only memory (ROM, Read-Only Memory), random
Access various Jie that can store program code such as memory (RAM, Random Access Memory), magnetic disc or CD
Matter.
Finally it should be noted that：Embodiment described above, only specific embodiment of the invention, to illustrate this hair
Bright technical solution, rather than its limitations, protection scope of the present invention is not limited thereto, although right with reference to the foregoing embodiments
The present invention is described in detail, it will be understood by those of ordinary skill in the art that：Any technology for being familiar with the art
Personnel in the technical scope disclosed by the present invention, can still modify to the technical solution recorded in previous embodiment
Or variation can be readily occurred in or equivalent replacement is carried out to which part technical characteristic；And these modifications, variation or replacement,
The spirit and scope for technical solution of the embodiment of the present invention that it does not separate the essence of the corresponding technical solution, should all cover in this hair
Within bright protection domain.Therefore, protection scope of the present invention described should be subject to the protection scope in claims.
Claims (10)
1. a kind of verification method of switch performance, which is characterized in that including：
Data flow is generated according to the configuration parameter of setting；Wherein, the configuration parameter includes port parameter and stream parameter；The number
According in stream include multiple message descriptors；
The number of token number and burst message in current token bucket, exports the data flow；
Message descriptor in the data flow, generates corresponding message；
The message is input in interchanger, carrying out performance to the interchanger according to the output result of the interchanger tests
Card.
2. the according to the method described in claim 1, it is characterized in that, step that data flow is generated according to the configuration parameter of setting
Suddenly, including：
According to the port parameter and stream parameter, data flow is generated by randomizer.
3. according to the method described in claim 1, it is characterized in that, token number and burst in the bucket according to current token are reported
The number of text, the step of exporting the data flow, including：
Setting cycle initial value i=1, the total number per the number of secondary burst message, token bucket token thresholding and the data flow
K；
According to the transmission rate of setting, token is periodically filled into token bucket；
Perform following circulate operations；
Circulate operation：Calculate the byte number for obtaining the data flow；
Judge whether the token number in current token bucket is more than the token thresholding, and the number of the burst message is more than zero；
If so, exporting the data flow, the token number in token bucket subtracts the total bytes of the data flow；I=i+1；After
It is continuous to perform above-mentioned circulate operation, until i=K；
If not, i=i+1；Above-mentioned circulate operation is continued to execute, to carry out the output of lower a data stream operation, until i=K.
4. according to the method described in claim 1, it is characterized in that, described be input to the message in interchanger, according to institute
The step of output result of interchanger is to interchanger progress performance verification is stated, including：
By the packet header queue in the message and load queue, it is input in the port of interchanger in the form of FIFO；
Receive the output result of the interchanger；
The data transmission rate of the port of the interchanger is calculated according to the output result.
5. according to the method described in claim 1, it is characterized in that, the method further includes：
Data flow comprising multiple message descriptors is input in the form of FIFO in the port of interchanger；
Receive the output result of the interchanger；
Functional verification is carried out to the interchanger according to the output result.
6. a kind of verification device of switch performance, which is characterized in that including：
Data flow generation module, for generating data flow according to the configuration parameter of setting；Wherein, the configuration parameter includes port
Parameter and stream parameter；Multiple message descriptors are included in the data flow；
Data flow output module for the number of the token number in current token bucket and burst message, exports the data
Stream；
Message generation module for the message descriptor in the data flow, generates corresponding message；
Performance verification module, for the message to be input in interchanger, according to the output result of the interchanger to described
Interchanger carries out performance verification.
7. device according to claim 6, which is characterized in that the data flow generation module is additionally operable to：
According to the port parameter and stream parameter, data flow is generated by randomizer.
8. device according to claim 6, which is characterized in that the data flow output module is additionally operable to：
Setting cycle initial value i=1, the total number per the number of secondary burst message, token bucket token thresholding and the data flow
K；
According to the transmission rate of setting, token is periodically filled into token bucket；
Perform following circulate operations；
Circulate operation：Calculate the byte number for obtaining the data flow；
Judge whether the token number in current token bucket is more than the token thresholding, and the number of the burst message is more than zero；
If so, exporting the data flow, the token number in token bucket subtracts the total bytes of the data flow；I=i+1；After
It is continuous to perform above-mentioned circulate operation, until i=K；
If not, i=i+1；Above-mentioned circulate operation is continued to execute, to carry out the output of lower a data stream operation, until i=K.
9. device according to claim 6, which is characterized in that the performance verification module is additionally operable to：
By the packet header queue in the message and load queue, it is input in the port of interchanger in the form of FIFO；
Receive the output result of the interchanger；
The data transmission rate of the port of the interchanger is calculated according to the output result.
10. a kind of verification realization device of switch performance, which is characterized in that including processor and machine readable storage medium,
The machine readable storage medium is stored with the machine-executable instruction that can be performed by the processor, and the processor performs
The machine-executable instruction is to realize method described in any one of claim 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711466907.7A CN108183840A (en) | 2017-12-28 | 2017-12-28 | Verification method, device and the realization device of switch performance |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711466907.7A CN108183840A (en) | 2017-12-28 | 2017-12-28 | Verification method, device and the realization device of switch performance |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108183840A true CN108183840A (en) | 2018-06-19 |
Family
ID=62548572
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711466907.7A Pending CN108183840A (en) | 2017-12-28 | 2017-12-28 | Verification method, device and the realization device of switch performance |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108183840A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111431766A (en) * | 2020-03-20 | 2020-07-17 | 深圳震有科技股份有限公司 | Port test method and system of switch |
| CN111737097A (en) * | 2020-06-05 | 2020-10-02 | 浪潮电子信息产业股份有限公司 | Performance test method and related device of stream processing system |
| CN115150343A (en) * | 2022-09-05 | 2022-10-04 | 井芯微电子技术(天津)有限公司 | Exchange chip verification platform device and method based on UVM |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1787483A (en) * | 2004-12-10 | 2006-06-14 | 华为技术有限公司 | Flow controlling method |
| CN104065536A (en) * | 2014-07-02 | 2014-09-24 | 浪潮集团有限公司 | Ethernet switch FPGA verification method based on UVM verification method |
| CN104168162A (en) * | 2014-08-20 | 2014-11-26 | 电子科技大学 | Traffic generator for interchanger verification testing by software-hardware cooperation achieving |
| CN105306265A (en) * | 2015-10-12 | 2016-02-03 | 烽火通信科技股份有限公司 | Data packet tracing method for simulation verification of switch system |
| CN105553779A (en) * | 2016-01-08 | 2016-05-04 | 滁州嘉泰科技有限公司 | Efficient testing method for switch |
| US20170208009A1 (en) * | 2016-01-16 | 2017-07-20 | Ciena Corporation | Optimum utilization of green tokens in packet metering |
-
2017
- 2017-12-28 CN CN201711466907.7A patent/CN108183840A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1787483A (en) * | 2004-12-10 | 2006-06-14 | 华为技术有限公司 | Flow controlling method |
| CN104065536A (en) * | 2014-07-02 | 2014-09-24 | 浪潮集团有限公司 | Ethernet switch FPGA verification method based on UVM verification method |
| CN104168162A (en) * | 2014-08-20 | 2014-11-26 | 电子科技大学 | Traffic generator for interchanger verification testing by software-hardware cooperation achieving |
| CN105306265A (en) * | 2015-10-12 | 2016-02-03 | 烽火通信科技股份有限公司 | Data packet tracing method for simulation verification of switch system |
| CN105553779A (en) * | 2016-01-08 | 2016-05-04 | 滁州嘉泰科技有限公司 | Efficient testing method for switch |
| US20170208009A1 (en) * | 2016-01-16 | 2017-07-20 | Ciena Corporation | Optimum utilization of green tokens in packet metering |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111431766A (en) * | 2020-03-20 | 2020-07-17 | 深圳震有科技股份有限公司 | Port test method and system of switch |
| CN111737097A (en) * | 2020-06-05 | 2020-10-02 | 浪潮电子信息产业股份有限公司 | Performance test method and related device of stream processing system |
| CN111737097B (en) * | 2020-06-05 | 2022-06-07 | 浪潮电子信息产业股份有限公司 | Performance test method and related device of stream processing system |
| CN115150343A (en) * | 2022-09-05 | 2022-10-04 | 井芯微电子技术(天津)有限公司 | Exchange chip verification platform device and method based on UVM |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104219107B (en) | A kind of detection method of communication failure, apparatus and system | |
| CN113411221B (en) | Power communication network fault simulation verification method, device, equipment and storage medium | |
| CN104253723B (en) | The method and device for the interchanger validation test realized based on software-hardware synergism | |
| CN110138617B (en) | Data transmission quality testing method, system, electronic device and storage medium | |
| CN105376089B (en) | A kind of network plan method and device | |
| CN104852828B (en) | A kind of network delay detection method, apparatus and system | |
| CN108183840A (en) | Verification method, device and the realization device of switch performance | |
| CN104811331A (en) | Visual network operation and maintenance method and device | |
| CN109905280B (en) | Simulation method and system for mobile satellite network | |
| CN101145977B (en) | A QoS monitoring system and its measuring method of IP data network | |
| CN109525412A (en) | The method and apparatus for managing network slice | |
| CN108282351A (en) | Network is sliced the performance management method and device of example | |
| CN106487613A (en) | A kind of bandwidth test methods, devices and systems | |
| CN107426042A (en) | A kind of message transmitting method and transmission equipment | |
| CN109587072A (en) | Distributed system overall situation speed limiting system and method | |
| CN107947988A (en) | A kind of Real Time Communication Network analogue system | |
| CN113890831B (en) | Method, device and storage medium for simulating network equipment | |
| CN104378223A (en) | Link performance testing method and device, logic processor and network processor | |
| CN106791679A (en) | A kind of determination method and device of video transmission path | |
| CN105978759A (en) | Delay measurement method and device | |
| CN110113222B (en) | Method and device for acquiring link bandwidth utilization rate and terminal | |
| Raumer et al. | Revisiting benchmarking methodology for interconnect devices | |
| CN105992280A (en) | Method and device for data processing | |
| CN107347196A (en) | A kind of method and device for determining small area jam | |
| CN103152228B (en) | A kind of bandwidth detection method and apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180619 |
|
| RJ01 | Rejection of invention patent application after publication |