CN108173287A - The control circuit and method of a kind of photovoltaic generating system - Google Patents
The control circuit and method of a kind of photovoltaic generating system Download PDFInfo
- Publication number
- CN108173287A CN108173287A CN201810087565.6A CN201810087565A CN108173287A CN 108173287 A CN108173287 A CN 108173287A CN 201810087565 A CN201810087565 A CN 201810087565A CN 108173287 A CN108173287 A CN 108173287A
- Authority
- CN
- China
- Prior art keywords
- processor
- unit
- control
- loop control
- calculation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 15
- 238000004364 calculation method Methods 0.000 claims abstract description 59
- 238000005070 sampling Methods 0.000 claims description 25
- 230000003993 interaction Effects 0.000 claims description 20
- 230000033228 biological regulation Effects 0.000 claims description 12
- 230000005611 electricity Effects 0.000 claims description 7
- 230000002452 interceptive effect Effects 0.000 claims description 5
- 235000013399 edible fruits Nutrition 0.000 claims 1
- 241001269238 Data Species 0.000 description 10
- 238000010586 diagram Methods 0.000 description 7
- 230000009466 transformation Effects 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 6
- 230000009977 dual effect Effects 0.000 description 6
- 238000004891 communication Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 101150090596 DMA2 gene Proteins 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- 101150043088 DMA1 gene Proteins 0.000 description 2
- 210000001367 artery Anatomy 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 238000000638 solvent extraction Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000001225 therapeutic effect Effects 0.000 description 2
- 210000003462 vein Anatomy 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 238000000844 transformation Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 238000010977 unit operation Methods 0.000 description 1
Classifications
-
- H02J3/383—
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
- H02M7/53871—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
- H02M7/53873—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current with digital control
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/56—Power conversion systems, e.g. maximum power point trackers
Abstract
This application discloses the control circuit and method of a kind of photovoltaic generating system, the control circuit includes first processor and second processor, and first processor is used to generate fractional frequency signal and export to second processor；The sampled data of second processor and Voltage loop control result of calculation are received, current loop control algorithm is realized according to sampled data and Voltage loop control result of calculation, the control signal of photovoltaic generating system is generated according to current loop control result of calculation；Second processor generates sampled data for receiving fractional frequency signal；Sampled data is exported to first processor based on first frequency；Voltage loop control algolithm is realized based on second frequency and sampled data, Voltage loop control result of calculation is exported to first processor, and first frequency is more than second frequency.The application shares the sampled data of second processor by first processor and the calculating of electric current loop algorithm is realized by first processor, realizes the two-way extension of switch, control frequency and control algolithm size of code.
Description
Technical field
The present invention relates to technical field of photovoltaic power generation, and in particular to the control circuit and method of a kind of photovoltaic generating system.
Background technology
It endangers with the exhaustion of fossil energy and its caused by environment and is on the rise, solar energy is as a kind of clean energy resource
It is grown rapidly, the application of gird-connected inverter becomes more extensive, and stability and high efficiency also increasingly attract attention.
As shown in Figure 1, the main control unit of photovoltaic DC-to-AC converter generally uses individual digit signal processing currently on the market
(Digital Signal Processing, DSP) chip completes all control algolithms, and this inverter software control is difficult
Accomplish to switch, control the two-way extension of frequency and control algolithm size of code, keep existing switching frequency, it is difficult to reduce inversion electricity
Inductance value, enhancing inverter control system bandwidth and system stability, on the other hand, the saturation of controlling cycle also is difficult to further increase
Add control algolithm, if each harmonic individually controls the backoff algorithm with each secondary frequencies, even if increasing secondary dsp chip forms double processing
Device also produces little effect.
Invention content
In order to solve the above technical problem, the present invention provides the control circuit and method of a kind of photovoltaic generating system, energy
Enough two-way extensions for realizing switch, control frequency and control algolithm size of code.
In order to reach the object of the invention, what the technical solution of the embodiment of the present invention was realized in：
An embodiment of the present invention provides a kind of control circuit of photovoltaic generating system, including first processor and second processing
Device, wherein：
For generating fractional frequency signal, fractional frequency signal is exported to second processor for first processor；Receive second processor
Sampled data and Voltage loop control result of calculation, according to sampled data and Voltage loop control result of calculation realize current loop control
The calculating of algorithm generates the control signal of photovoltaic generating system according to current loop control result of calculation；
Second processor, for receiving fractional frequency signal, triggering generates sampled data；Based on first frequency by sampled data
It exports to first processor；The calculating of Voltage loop control algolithm is realized based on second frequency and sampled data, Voltage loop is controlled
Result of calculation is exported to first processor, and first frequency is more than second frequency.
Further, the first processor is on-site programmable gate array FPGA processor.
Further, the second processor is Digital Signal Processing dsp processor, advanced reduced instruction set machine ARM
Processor or microcontroller.
Further, the first processor includes system clock unit, control algolithm unit and data interactive unit, institute
It states second processor and includes sampling unit and interrupt location, wherein：
For generating fractional frequency signal, fractional frequency signal is exported to sampling unit for system clock unit；
Sampling unit, for receiving the fractional frequency signal of system clock unit output, triggering generates sampled data；Based on first
Frequency exports sampled data to control algolithm unit, is exported sampled data to interrupt location, and first based on second frequency
Frequency is more than second frequency；
Control algolithm unit for receiving sampled data, reads the Voltage loop control result of calculation of data interaction unit, root
The calculating of current loop control algorithm is realized according to sampled data and Voltage loop control result of calculation, according to current loop control result of calculation
Generate the control signal of photovoltaic generating system；
Interrupt location for receiving sampled data, the calculating of Voltage loop control algolithm is realized according to sampled data, by voltage
Ring control result of calculation is exported to data interaction unit；
Data interaction unit, for storing Voltage loop control result of calculation.
Further, the second processor further includes external clock unit, wherein：
External clock unit for generating clock pulse signal, and passes through input and output I/O interface by the clock arteries and veins of generation
Signal is rushed to export to the system clock unit.
Further, the control algolithm unit is additionally operable to, and the current loop control result of calculation is stored to the number
According to interactive unit；
The interrupt location is additionally operable to, and the electric current loop of the data interaction unit is read by external memory connecting interface
Control result of calculation；
The data interaction unit is additionally operable to, and stores the current loop control result of calculation.
Further, the system clock unit is additionally operable to, and generates pulse width modulation (PWM) carrier signal, and PWM is carried
Wave signal is exported to control algolithm unit；
The control signal that photovoltaic generating system is generated according to current loop control result of calculation of the control algolithm unit, tool
Body includes：
PWM carrier signals are modulated according to the current loop control result of calculation, generate the photovoltaic generating system
Control signal.
Further, the sampling unit is exported the sampled data to described by external memory connecting interface
Control algolithm unit；
The interrupt location is exported Voltage loop control result of calculation to described by external memory connecting interface
Data interaction unit.
Further, the photovoltaic generating system includes sequentially connected photovoltaic array, DC boosting unit, three-phase inversion
Unit, LC filter units；
The control signal of the photovoltaic generating system includes the DC control pulse signal for controlling DC boosting unit
With for controlling the inversion control pulse signal of three-phase inversion unit.
Further, the Voltage loop control algolithm includes：It is the maximum power point tracking algorithm of the photovoltaic array, described
The nominal input voltage of three-phase inversion unit adjusts the DC voltage regulation algorithm of algorithm and the DC boosting unit.
Further, the current loop control algorithm includes：The DC current of the DC boosting unit adjusts algorithm, institute
State the D axial vector current regulation algorithms of three-phase inversion unit and the Q axial vector current regulation algorithms of the three-phase inversion unit.
The embodiment of the present invention additionally provides a kind of control method of photovoltaic generating system, including：
First processor generates fractional frequency signal, and fractional frequency signal is exported to second processor；
Second processor receives fractional frequency signal, and triggering is generated sampled data, exported sampled data based on first frequency
To first processor；The calculating of Voltage loop control algolithm is realized based on second frequency and according to sampled data, and by Voltage loop control
Result of calculation processed is exported to first processor, and first frequency is more than second frequency；
First processor receives sampled data and Voltage loop control result of calculation, according to sampled data and Voltage loop control meter
The calculating that result realizes current loop control algorithm is calculated, the control that photovoltaic generating system is generated according to current loop control result of calculation is believed
Number.
Technical scheme of the present invention has the advantages that：
The control circuit and method of photovoltaic generating system provided by the invention, by sharing second processing by first processor
The sampled data of device and the calculating that electric current loop algorithm is realized in first processor, realize switch, control frequency and control
The two-way extension of algorithmic code amount enhances the control system bandwidth and system stability of inverter.
Description of the drawings
Attached drawing described herein is used to provide further understanding of the present invention, and forms the part of the application, this hair
Bright illustrative embodiments and their description do not constitute improper limitations of the present invention for explaining the present invention.In the accompanying drawings：
Fig. 1 is conventional single-core processor photovoltaic DC-to-AC converter software control structure schematic diagram；
Fig. 2 is a kind of control circuit schematic diagram of photovoltaic generating system of first embodiment of the invention；
Fig. 3 is a kind of control circuit schematic diagram of photovoltaic generating system of second embodiment of the invention；
Fig. 4 is a kind of flow diagram of the control method of photovoltaic generating system of the embodiment of the present invention；
Fig. 5 is a kind of DSP+FPGA dual core processors photovoltaic DC-to-AC converter software control block diagram of the preferred embodiment of the present invention；
Fig. 6 is that a kind of DSP+FPGA dual core processors photovoltaic DC-to-AC converter software architecture of the preferred embodiment of the present invention is illustrated
Figure；
Fig. 7 is a kind of DSP+FPGA dual core processors photovoltaic DC-to-AC converter software timing figure of the preferred embodiment of the present invention.
Specific embodiment
To make the objectives, technical solutions, and advantages of the present invention clearer, below in conjunction with attached drawing to the present invention
Embodiment be described in detail.It should be noted that in the absence of conflict, in the embodiment and embodiment in the application
Feature mutually can arbitrarily combine.
As shown in Fig. 2, a kind of control circuit of photovoltaic generating system according to the present invention, including 201 He of first processor
Second processor 202, wherein：
For generating fractional frequency signal, fractional frequency signal is exported to second processor 202 for first processor 201；Receive second
Sampled data and Voltage loop the control result of calculation of processor 202, are realized according to sampled data and Voltage loop control result of calculation
The calculating of current loop control algorithm generates the control signal of photovoltaic generating system according to current loop control result of calculation；
Second processor 202, for receiving fractional frequency signal, triggering generates sampled data；It will be sampled based on first frequency
Data are exported to first processor 201；The calculating of Voltage loop control algolithm is realized based on second frequency and sampled data, by voltage
Ring control result of calculation is exported to first processor 201, and first frequency is more than second frequency.
It should be noted that photovoltaic generating system of the present invention can be grid-connected photovoltaic system, or
Photovoltaic stand alone type electricity generation system；Sampled data of the present invention includes photovoltaic array voltage sample value, photovoltaic array electric current is adopted
The sampling of the voltage sample value of capacitance, the sampled value of three-phase mains phase voltage, three-phase mains line current above and below sample value, dc bus
Value, DC bus-bar voltage sampled value etc..The first processor 201 and second processor 202 of the present invention shares second processor 202
AD sampling modules, save for first processor 201 be configured great number cost AD sampling A/D chips, greatly reduce control circuit
Cost.
Further, the first processor 201 can be field programmable gate array (Field Programmable
Gate Array, FPGA) processor or the future may appear ratio FPGA processors with better function, the present invention do not do this
Limitation.
Further, the second processor 202 can be dsp processor, advanced reduced instruction set machine (Advanced
RISC Machine, ARM) processor or microcontroller etc..
Further, as shown in figure 3, first processor 201 includes system clock unit 2011, control algolithm unit 2012
With data interactive unit 2013；Second processor 202 includes sampling unit 2021 and interrupt location 2022, wherein：
For generating fractional frequency signal, fractional frequency signal is exported to sampling unit 2021 for system clock unit 2011；
Sampling unit 2021, for receiving the fractional frequency signal of the output of system clock unit 2011, triggering generates sampled data；
Sampled data is exported to control algolithm unit 2012 based on first frequency, is exported sampled data to interruption based on second frequency
Unit 2022, and first frequency is more than second frequency；
Control algolithm unit 2012 for receiving sampled data, reads the Voltage loop control meter of data interaction unit 2013
It calculates as a result, the calculating of current loop control algorithm is realized according to sampled data and Voltage loop control result of calculation, according to electric current loop control
The control signal of result of calculation generation photovoltaic generating system processed；
For receiving sampled data, the calculating of Voltage loop control algolithm is realized according to sampled data for interrupt location 2022, will
Voltage loop control result of calculation is exported to data interaction unit 2013；
Data interaction unit 2013, for storing Voltage loop control result of calculation.
Further, second processor 202 further includes external clock unit, wherein：
External clock unit for generating clock pulse signal, and passes through input and output I/O interface by the clock arteries and veins of generation
Signal is rushed to export to system clock unit 2011.
Further, control algolithm unit 2012 is additionally operable to, and current loop control result of calculation is stored to data interaction list
Member 2013；
Interrupt location 2022 is additionally operable to, by external memory connecting interface (External Memory Interface,
EMIF the current loop control result of calculation of data interaction unit 2013) is read；
Data interaction unit 2013 is additionally operable to, and stores current loop control result of calculation.
Further, system clock unit 2011 is additionally operable to, generation pulse width modulation (Pulse Width
Modulation, PWM) carrier signal, and PWM carrier signals are exported to control algolithm unit 2012；
The control signal that photovoltaic generating system is generated according to current loop control result of calculation of control algolithm unit 2012, tool
Body includes：
PWM carrier signals are modulated according to the current loop control result of calculation, generate the control of photovoltaic generating system
Signal processed.
Further, sampling unit 2021 is exported sampled data to control algolithm unit 2012 by EMIF interfaces；
Interrupt location 2022 is exported Voltage loop control result of calculation to data interaction unit 2013 by EMIF interfaces.
Further, photovoltaic generating system includes sequentially connected photovoltaic array, DC boosting unit, three-phase inversion list
Member, LC filter units；
The control signal of photovoltaic generating system includes the DC control pulse signal of control DC boosting unit and control three
The inversion control pulse signal of phase inversion unit.
Further, Voltage loop control algolithm includes：Maximum power point tracking algorithm, the three-phase inversion unit of photovoltaic array
Nominal input voltage adjust the DC voltage regulation algorithm of algorithm and DC boosting unit.
Further, current loop control algorithm includes：The DC current of DC boosting unit adjusts algorithm, three-phase inversion list
The D axial vector current regulation algorithms of member and the Q axial vector current regulation algorithms of three-phase inversion unit.
It should be noted that the present invention is utilized using the software control framework of DSP+FPGA structure photovoltaic generating systems
Data processing advantage fast parallel FPGA completes power grid phaselocked loop, the control of inverter current ring, DC boosting (Boost) electric current loop
Control and PWM modulation calculate the operation of each unit, so as to fulfill switch, the high-frequency therapeutic treatment of control frequency, and then improve inversion electricity
The control bandwidth of ring, Boost electric current loops is flowed, reduces inversion inductor inductance value, FPGA parallel datas treatment mechanism can be completed each time
Harmonic wave individually control and compensation.Power grid phaselocked loop, electric current loop, PWM modulation operation program are stripped out from DSP simultaneously, also can
The space of bigger is brought to DSP controlling cycles, increases more control algolithms.
As shown in figure 4, the embodiment of the present invention additionally provides a kind of control method of photovoltaic generating system, including walking as follows
Suddenly：
Step 401：First processor generates fractional frequency signal, and fractional frequency signal is exported to second processor；
Step 402：Second processor receives fractional frequency signal, and triggering generates sampled data, will be sampled based on first frequency
Data are exported to first processor；The calculating of Voltage loop control algolithm is realized based on second frequency and according to sampled data, and will
Voltage loop control result of calculation is exported to first processor, and first frequency is more than second frequency；
Step 403：First processor receives sampled data and Voltage loop control result of calculation, according to sampled data and voltage
Ring control result of calculation realizes the calculating of current loop control algorithm, and photovoltaic generating system is generated according to current loop control result of calculation
Control signal.
It should be noted that photovoltaic generating system of the present invention can be grid-connected photovoltaic system, or
Photovoltaic stand alone type electricity generation system；Sampled data of the present invention includes photovoltaic array voltage sample value, photovoltaic array electric current is adopted
The sampling of the voltage sample value of capacitance, the sampled value of three-phase mains phase voltage, three-phase mains line current above and below sample value, dc bus
Value, DC bus-bar voltage sampled value etc..
Further, the first processor 201 can be FPGA processor or the future may appear than FPGA function
More powerful processor, the present invention are without limitation.
Further, the second processor 202 can be dsp processor, arm processor or microcontroller etc..
Further, it is further included before the method：
Second processor generates clock pulse signal, and passes through I/O interface and export the clock pulse signal of generation to first
Processor.
Further, the control signal that photovoltaic generating system is generated according to current loop control result of calculation, including：
First processor generates PWM carrier signals；
First processor is modulated PWM carrier signals according to current loop control result of calculation, generation photovoltaic generation system
The control signal of system.
Further, second processor is exported sampled data to first processor by EMIF interfaces；
Second processor is exported Voltage loop control result of calculation to first processor by EMIF interfaces.
Further, photovoltaic generating system includes sequentially connected photovoltaic array, DC boosting unit, three-phase inversion list
Member, LC filter units；
The control signal of photovoltaic generating system includes the DC control pulse signal of control DC boosting unit and control three
The inversion control pulse signal of phase inversion unit.
Further, Voltage loop control algolithm includes：Maximum power point tracking algorithm, the three-phase inversion unit of photovoltaic array
Nominal input voltage adjust the DC voltage regulation algorithm of algorithm and DC boosting unit.
Further, current loop control algorithm includes：The DC current of DC boosting unit adjusts algorithm, three-phase inversion list
The D axial vector current regulation algorithms of member and the Q axial vector current regulation algorithms of three-phase inversion unit.
The embodiment of the present invention additionally provides several preferred embodiments and the present invention is further expalined, but is worth note
Meaning, the preferred embodiment are intended merely to preferably describe the present invention, do not form and the present invention is improperly limited.Following
Each embodiment can be individually present, and the technical characterstic in different embodiment can be combined to combine in one embodiment and be made
With.
This preferred embodiment is fast parallel using FPGA using DSP+FPGA structure photovoltaic DC-to-AC converter software control frameworks
Data processing advantage completes power grid phaselocked loop, the control of inverter current ring, Boost current loop controls and PWM modulation and calculates each unit
Operation, so as to fulfill switch, the high-frequency therapeutic treatment of control frequency, and then improve the control band of inverter current ring, Boost electric current loops
Width, reduces inversion inductor inductance value, and FPGA parallel datas treatment mechanism can complete each harmonic individually control and compensation.Electricity simultaneously
Net phaselocked loop, electric current loop, PWM modulation operation program are stripped out from DSP, and the sky of bigger can be also brought to DSP controlling cycles
Between, increase more control algolithms.
In inverter software control framework in the preferred embodiment, dsp chip is responsible for modulus (Analog
Digital, AD) sampling, direct memory access (Direct Memory Access, DMA) data carry, external memory connection
Interface (EMIF) communication, the control of inverter voltage ring, the control of Boost Voltage loops, maximum power point tracking (Maximum Power
Point Tracking, MPPT) etc.；Fpga chip is responsible for reference signal generation synchronization time, the processing of EMIF communication datas, power grid
Phaselocked loop, inverter current ring, Boost electric current loops, the generation modulation of PWM carrier waves etc..
Using EMIF communication modes, DSP uses chip selection signal, read signal, writes for DSP and FPGA communications in this preferred embodiment
Signal, 8 bit address lines and 16 position datawires realize 150MHz parallel communications, are divided into transmission AD samplings, instruction and read FPGA prisons
Control three groups of data realizations and the data transmission of FPGA.
Due to cost considerations, FPGA and dsp chip share the AD sampling modules of DSP to this preferred embodiment, save for
The AD sampling A/D chips of great number cost are configured in FPGA.
This preferred embodiment includes a kind of AD sampled datas based on two-way DMA (direct memory access) and is transferred to FPGA's
Method, mono- tunnels of DMA carry AD sampled datas to external storage address, quickly pass to FPGA by EMIF, FPGA receives data
After be latched into local RAM, another way DMA carries AD sampled datas to DSP locals RAM, while triggers DMA interruption (DSP inverters
Control main interruption) carry out and FPGA instruction, the transmission of monitoring data and the algorithm part of DSP oneself, mainly including inversion
Control Voltage loop, Boost control Voltage loops etc..
This preferred embodiment includes a kind of DSP and FPGA algorithms sequential synchronous method, FPGA time references unit generation PWM
Carrier wave is modulated, while identical frequency pulse signal is sent out, and then trigger the analog-to-digital conversion (Analog-to- of DSP by I/O port
Digital Convert, ADC) it samples, ADC samplings complete triggering DMA and pass FPGA progress back by EMIF transmissions AD sampled datas
The control algolithm of power grid phaselocked loop, electric current loop, it is synchronous with PWM carrier signals so as to fulfill AD data transmissions, control algolithm.
Fig. 1 is conventional single-core processor photovoltaic DC-to-AC converter software control structure figure, and Fig. 5 is the DSP+ of this preferred embodiment
FPGA dual core processor photovoltaic DC-to-AC converter software control block diagrams, wherein, each module declaration is as follows：
101 be photovoltaic array (photovoltaic array, PV array), and solar energy is converted into the dress of electric energy
It puts；102 be DC chopped-wave boosting link (boosted switch power supply) Boost, for DC boosting；103 is (more for three phase power device
For IGBT) inverter bridge, for being three-phase alternating voltage by DC voltage inversion；104 be LC filter circuits, sometimes also with LCL etc.
Other forms topology, for pwm pulse type voltage filter and current loop control etc.；105 be alternating current or other power grids；106 be straight
Flow PWM (pulse width modulation), the pulse signal of driving Boost work, for controlling the voltage of PV；107 be for DC PWM
Proportional integration (PI) adjuster of duty cycle adjustment；108 be the pi regulator of the adjusting for DC voltage；109 be maximum work
Rate point tracking MPPT, for the maximum power point of Tracing PV；110 be phaselocked loop, and for locking grid phase, (alternating current phase is same
Step), the DQ shaft voltages for DQ vector controlleds are provided；111 for Clark transformation, (three-phase static coordinate system is to two-phase static coordinate
The transformation of system) and Park transformation (transformation of the two-phase stationary coordinate system to two-phase rotating coordinate system), for by grid-connected three-phase current
Sample AC value is transformed to DQ two-phase D. C. values；112 be state space pwm unit (SVPWM), inverse for generating
Become control pulsed drive three phase inverter bridge；113 for Ipark, (Park inverse transformations, i.e. two-phase rotating coordinate system are to two-phase static coordinate
The transformation of system), for being the voltage under two-phase stationary coordinate system by DQ axis control voltage transformation, it is provided as SVPWM links；114
Pi regulator for the adjusting for being used for D axial vector electric currents；115 be for the adjusting of BUS voltages and the pi regulator of stabilization；116
Pi regulator for the adjusting for being used for Q axial vector electric currents.
Symbol description is as follows：Vpvref is PV voltage reference values；Vpv is PV voltage sample values；Ipv is PV current samples
Value；Vd1, Vd2 are respectively the voltage sample value of dc bus (BUS) capacitance up and down；Lg, Rg are respectively alternating current to inverter apparatus
Between line equivalent inductance, resistance value, the as this patent impedance to be recognized；Van, Vbn, Vcn are respectively three-phase mains mutually electricity
The sampled value of pressure；Ia, Ib, Ic are respectively the sampled value of three-phase mains line current；Vd, Vq are respectively that phaselocked loop link calculates
DQ vector voltages；Idref, Iqref are respectively the given reference value of DQ vector currents；After Iqcomp is completes impedance identification, school
The reactive current value that power factor needs compensate, when not carrying out PFC, which is zero；Id, Iq are respectively
The DQ current values that Clark, Park transform operation go out；Vbusref controls reference value for BUS voltages；Vbus is BUS voltage samples
Value.
Comparison diagram 1 and Fig. 5 is it is found that DSP+FPGA double-cores scheme controls power grid phaselocked loop, coordinate transform, electric current loop PI
Device, PWM modulation module are removed from DSP, are transferred in FPGA and are realized fast parallel operation.Detailed each functional unit block is drawn
Divide referring to Fig. 5.
Fig. 6 is the DSP+FPGA dual core processor photovoltaic DC-to-AC converter software architectures of this preferred embodiment, referring to Fig. 6, outside DSP
The clock pulses of portion clock pins output 150MHz all the way is connected to the system clock unit of FPGA, and FPGA is introduced by I/O port and carried out
Process of frequency multiplication, as the main system clock of FPGA, main system clock frequency dividing generation 80kHzPWM carrier waves, while the crossover frequency
The as control frequency of power grid phaselocked loop, inverter current ring, Boost electric current loops.And again FPGA is passed through by the crossover frequency IO
Mouth is sent out, and then the ADC samplings of triggering DSP, and ADC samplings complete to trigger 80kHz DMA all the way and pass through EMIF transmission 80kHz AD
Sampled data passes FPGA control algolithms unit back, and (FPGA control algolithms unit completes power grid phaselocked loop, coordinate number, inverter current
Ring control, Boost current loop controls and PWM modulation calculate the operation of each unit).After the completion of transmitting data, another way is triggered
20kHzDMA carries AD sampled datas to DSP locals RAM, and sends and interrupt 20kHzDMA responses, the main interruptions of as DSP, and
Wherein instruction, monitoring data read-write and DSP partitioning algorithms part is completed by 20kHz EMIF (to wrap DSP partitioning algorithms part
Include the control of inverter voltage ring, the control of Boost Voltage loops, the operation of maximum power point tracking).FPGA receives 20kHz EMIF data
After carry out latch processing, and carved at the beginning of FPGA control algolithms with parallel mechanism and carry out data synchronization.In addition, two-way DMA
Priority should be set as DMA1>DMA2.
Fig. 7 is the DSP+FPGA dual core processor photovoltaic DC-to-AC converter software timing figures of this preferred embodiment, referring to Fig. 7, DSP
There are two groups of 80k and 20k, therefore there are two sequential with FPGA data interaction：In 80k sequential, FPGA hair 80k synchronizing signal triggerings
DSP AD are sampled, and 2us moment ADC completes sampling, and DMA1 carries AD sampled datas, and the 3.6us moment completes EMIF AD data biography
Defeated, FPGA carries out its control algolithm.In 20k sequential, complete DMA2 after ADC completes sampling in 80k sequential and carry AD sampled datas
It is interrupted to local RAM, 4.3us time triggers DMA2, sign on data are written at once, are completed after 5.67us, complete after 7.85us
Into reading FPGA data.
Above mentioned 80kHz, 20kHz frequency and 2us, 3.6us sequential moment are only experimental debugging as a result, change number
Word is also among the protection of patent of the present invention.
One of ordinary skill in the art will appreciate that all or part of step in the above method can be instructed by program
Related hardware is completed, and described program can be stored in computer readable storage medium, such as read-only memory, disk or CD
Deng.Optionally, all or part of step of above-described embodiment can also be realized using one or more integrated circuits, accordingly
Ground, the form that hardware may be used in each module/unit in above-described embodiment are realized, can also use the shape of software function module
Formula is realized.The present invention is not limited to the combinations of the hardware and software of any particular form.
The foregoing is only a preferred embodiment of the present invention, is not intended to restrict the invention, for the skill of this field
For art personnel, the invention may be variously modified and varied.All within the spirits and principles of the present invention, that is made any repaiies
Change, equivalent replacement, improvement etc., should all be included in the protection scope of the present invention.
Claims (12)
1. a kind of control circuit of photovoltaic generating system, which is characterized in that including first processor and second processor, wherein：
For generating fractional frequency signal, fractional frequency signal is exported to second processor for first processor；Receive adopting for second processor
Sample data and Voltage loop control result of calculation realize current loop control algorithm according to sampled data and Voltage loop control result of calculation
Calculating, according to current loop control result of calculation generate photovoltaic generating system control signal；
Second processor, for receiving fractional frequency signal, triggering generates sampled data；Sampled data is exported based on first frequency
To first processor；The calculating of Voltage loop control algolithm is realized based on second frequency and sampled data, Voltage loop is controlled and is calculated
As a result it exports to first processor, and first frequency is more than second frequency.
2. control circuit according to claim 1, which is characterized in that the first processor is field programmable gate array
FPGA processor.
3. control circuit according to claim 1, which is characterized in that the second processor is Digital Signal Processing DSP
Processor, advanced reduced instruction set machine arm processor or microcontroller.
4. control circuit according to claim 1, which is characterized in that the first processor include system clock unit,
Control algolithm unit and data interactive unit, the second processor include sampling unit and interrupt location, wherein：
For generating fractional frequency signal, fractional frequency signal is exported to sampling unit for system clock unit；
Sampling unit, for receiving the fractional frequency signal of system clock unit output, triggering generates sampled data；Based on first frequency
Sampled data is exported to control algolithm unit, is exported sampled data to interrupt location, and first frequency based on second frequency
More than second frequency；
Control algolithm unit for receiving sampled data, reads the Voltage loop control result of calculation of data interaction unit, according to adopting
Sample data and Voltage loop control result of calculation realize the calculating of current loop control algorithm, are generated according to current loop control result of calculation
The control signal of photovoltaic generating system；
Interrupt location for receiving sampled data, the calculating of Voltage loop control algolithm is realized according to sampled data, by Voltage loop control
Result of calculation processed is exported to data interaction unit；
Data interaction unit, for storing Voltage loop control result of calculation.
5. control circuit according to claim 4, which is characterized in that the second processor further includes external clock list
Member, wherein：
External clock unit for generating clock pulse signal, and passes through input and output I/O interface and believes the clock pulses of generation
Number output is to the system clock unit.
6. control circuit according to claim 4, which is characterized in that the control algolithm unit is additionally operable to, by the electricity
Stream ring control result of calculation is stored to the data interaction unit；
The interrupt location is additionally operable to, and the current loop control of the data interaction unit is read by external memory connecting interface
Result of calculation；
The data interaction unit is additionally operable to, and stores the current loop control result of calculation.
7. control circuit according to claim 4, which is characterized in that the system clock unit is additionally operable to, and generates pulse
Width modulated PWM carrier signals, and PWM carrier signals are exported to control algolithm unit；
The control signal that photovoltaic generating system is generated according to current loop control result of calculation of the control algolithm unit, it is specific to wrap
It includes：
PWM carrier signals are modulated according to the current loop control result of calculation, generate the control of the photovoltaic generating system
Signal processed.
8. control circuit according to claim 4, which is characterized in that the sampling unit is connect by external memory
Mouthful, the sampled data is exported to the control algolithm unit；
The interrupt location is exported Voltage loop control result of calculation to the data by external memory connecting interface
Interactive unit.
9. control circuit according to claim 4, which is characterized in that the photovoltaic generating system includes sequentially connected light
Photovoltaic array, DC boosting unit, three-phase inversion unit, LC filter units；
The control signal of the photovoltaic generating system includes the DC control pulse signal and use for controlling DC boosting unit
In the inversion control pulse signal of control three-phase inversion unit.
10. control circuit according to claim 9, which is characterized in that the Voltage loop control algolithm includes：The photovoltaic
Nominal input voltage adjusting algorithm and the DC boosting of the maximum power point tracking algorithm of array, the three-phase inversion unit
The DC voltage regulation algorithm of unit.
11. control circuit according to claim 9, which is characterized in that the current loop control algorithm includes：The direct current
The DC current of boosting unit adjusts D axial vector current regulation algorithms and three contrary of algorithm, the three-phase inversion unit
Become the Q axial vector current regulation algorithms of unit.
12. a kind of control method of photovoltaic generating system, which is characterized in that including：
First processor generates fractional frequency signal, and fractional frequency signal is exported to second processor；
Second processor receives fractional frequency signal, and triggering generates sampled data, is exported sampled data to the based on first frequency
One processor；The calculating of Voltage loop control algolithm is realized based on second frequency and according to sampled data, and Voltage loop is controlled and is counted
Result is calculated to export to first processor, and first frequency is more than second frequency；
First processor receives sampled data and Voltage loop control result of calculation, and knot is calculated according to sampled data and Voltage loop control
Fruit shows the calculating of current loop control algorithm, and the control signal of photovoltaic generating system is generated according to current loop control result of calculation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810087565.6A CN108173287B (en) | 2018-01-30 | 2018-01-30 | Control circuit and method of photovoltaic power generation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810087565.6A CN108173287B (en) | 2018-01-30 | 2018-01-30 | Control circuit and method of photovoltaic power generation system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108173287A true CN108173287A (en) | 2018-06-15 |
| CN108173287B CN108173287B (en) | 2020-02-14 |
Family
ID=62512514
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810087565.6A Active CN108173287B (en) | 2018-01-30 | 2018-01-30 | Control circuit and method of photovoltaic power generation system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108173287B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109039137A (en) * | 2018-08-18 | 2018-12-18 | 成都为蓝新能源有限公司 | A kind of two-way inverter circuit system for reducing power consumption and promoting transfer efficiency |
| CN109660625A (en) * | 2018-12-26 | 2019-04-19 | 深圳大学 | A kind of edge device control method, edge device and computer readable storage medium |
| CN109742960A (en) * | 2018-11-26 | 2019-05-10 | 北京国电通网络技术有限公司 | A kind of control method of household energy accumulation current converter and household energy accumulation current converter |
| CN111082691A (en) * | 2019-12-30 | 2020-04-28 | 湖北民族大学 | Method and system for generating SPWM wave by utilizing FPGA |
| CN112152612A (en) * | 2020-09-23 | 2020-12-29 | 中国第一汽车股份有限公司 | Method, device and system for controlling signal synchronization, vehicle and storage medium |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202444425U (en) * | 2012-03-12 | 2012-09-19 | 华北电力大学 | Photovoltaic generation DC (direct current) energy storage DC/DC bidirectional transducer |
| CN103414210A (en) * | 2013-07-31 | 2013-11-27 | 广西大学 | Photovoltaic grid-connected device based on SOPC |
-
2018
- 2018-01-30 CN CN201810087565.6A patent/CN108173287B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202444425U (en) * | 2012-03-12 | 2012-09-19 | 华北电力大学 | Photovoltaic generation DC (direct current) energy storage DC/DC bidirectional transducer |
| CN103414210A (en) * | 2013-07-31 | 2013-11-27 | 广西大学 | Photovoltaic grid-connected device based on SOPC |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109039137A (en) * | 2018-08-18 | 2018-12-18 | 成都为蓝新能源有限公司 | A kind of two-way inverter circuit system for reducing power consumption and promoting transfer efficiency |
| CN109742960A (en) * | 2018-11-26 | 2019-05-10 | 北京国电通网络技术有限公司 | A kind of control method of household energy accumulation current converter and household energy accumulation current converter |
| CN109660625A (en) * | 2018-12-26 | 2019-04-19 | 深圳大学 | A kind of edge device control method, edge device and computer readable storage medium |
| CN109660625B (en) * | 2018-12-26 | 2021-09-17 | 深圳大学 | Edge device control method, edge device and computer readable storage medium |
| CN111082691A (en) * | 2019-12-30 | 2020-04-28 | 湖北民族大学 | Method and system for generating SPWM wave by utilizing FPGA |
| CN112152612A (en) * | 2020-09-23 | 2020-12-29 | 中国第一汽车股份有限公司 | Method, device and system for controlling signal synchronization, vehicle and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108173287B (en) | 2020-02-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108173287A (en) | The control circuit and method of a kind of photovoltaic generating system | |
| CN102856916B (en) | Reactive power control method and circuit of single-phase photovoltaic inverter | |
| US10886860B2 (en) | Three-phase, three-level inverters and methods for performing soft switching with phase synchronization | |
| CN107196491B (en) | A kind of double buck gird-connected inverter half period current distortion inhibition system and method | |
| CN107994773B (en) | A kind of control method and system of photovoltaic DC-to-AC converter Boost circuit | |
| CN105897013A (en) | Method for virtual inertia control of bidirectional AC/DC converter | |
| CN101710797A (en) | Current forecasting dead-beat control method of Z source type interconnected inverter and control device thereof | |
| CN104753377B (en) | A kind of multi-electrical level inverter based on bridge-type modular switch electric capacity | |
| CN104467005A (en) | T-type three-level three-phase four-bridge-arm grid-connected photovoltaic power generation system and control method thereof | |
| CN104852566A (en) | H-bridge cascade type STATCOM control system based on model prediction | |
| CN105262433A (en) | Energy gateway, household electrical appliance, DC micro power grid system and energy management method thereof | |
| CN106786535B (en) | Grid stimulating device and its control method | |
| CN105337520A (en) | Photovoltaic grid-connected converter, photovoltaic power supply system and electric appliance | |
| Biswas et al. | Modified H-bridge multilevel inverter for Photovoltaic micro-grid systems | |
| CN108092534A (en) | The control method and device of single-phase Five-level converter | |
| CN109412440A (en) | A kind of phase-shifting carrier wave SVPWM method suitable for line voltage cascaded type triple modular redundant current transformer | |
| CN104953615B (en) | Unified controller and control method of single-stage Z-source photovoltaic grid-connected inverter | |
| CN107579539A (en) | A kind of method for suppressing DC component in combining inverter grid current | |
| CN210327048U (en) | Alternating current micro-grid simulation system | |
| CN208522474U (en) | A kind of inverter and photovoltaic energy storage device of photovoltaic energy storage device | |
| CN103715875B (en) | Switching frequency adjusting method and device and inverters | |
| CN105119499A (en) | Current control system applicable to bifurcate modular multilevel converters | |
| CN205123675U (en) | Little grid system of energy gateway, domestic appliance and direct current | |
| dos Santos et al. | Microgrid system with voltages in quadrature | |
| CN213547118U (en) | Grid-connected inverter based on DSP |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 215000 Factory Building No. 1989 Xiangyang Road, Suzhou High-tech Zone, Suzhou City, Jiangsu Province Applicant after: Esway new energy technology (Jiangsu) Co.,Ltd. Address before: 215000 Suzhou hi tech Zone, Jiangsu Province, No. 78 Applicant before: Esma new energy technology (Jiangsu) Co.,Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 200023 room 905b, 757 Mengzi Road, Huangpu District, Shanghai Patentee after: Asway Technology (Shanghai) Co.,Ltd. Address before: No. 1989 Xiangyang Road, Suzhou High-tech Zone, Suzhou City, Jiangsu Province Patentee before: Esway new energy technology (Jiangsu) Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 200023 room 905b, 757 Mengzi Road, Huangpu District, Shanghai Patentee after: Elsevier Technology Co.,Ltd. Address before: 200023 room 905b, 757 Mengzi Road, Huangpu District, Shanghai Patentee before: Asway Technology (Shanghai) Co.,Ltd. |