CN108073989B - 一种基于贝叶斯概率模型的组合逻辑电路选择性加固方法 - Google Patents
一种基于贝叶斯概率模型的组合逻辑电路选择性加固方法 Download PDFInfo
- Publication number
- CN108073989B CN108073989B CN201711393841.3A CN201711393841A CN108073989B CN 108073989 B CN108073989 B CN 108073989B CN 201711393841 A CN201711393841 A CN 201711393841A CN 108073989 B CN108073989 B CN 108073989B
- Authority
- CN
- China
- Prior art keywords
- probability
- circuit
- node
- output
- paths
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N7/00—Computing arrangements based on specific mathematical models
- G06N7/01—Probabilistic graphical models, e.g. probabilistic networks
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Artificial Intelligence (AREA)
- Pure & Applied Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Evolutionary Computation (AREA)
- Algebra (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Probability & Statistics with Applications (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
1号门 | 2号门 | 3号门 | 4号门 | 5号门 | 6号门 | |
敏感度 | 0.625 | 0.4375 | 0.75 | 0.625 | 1.0 | 1.0 |
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711393841.3A CN108073989B (zh) | 2017-12-21 | 2017-12-21 | 一种基于贝叶斯概率模型的组合逻辑电路选择性加固方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711393841.3A CN108073989B (zh) | 2017-12-21 | 2017-12-21 | 一种基于贝叶斯概率模型的组合逻辑电路选择性加固方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN108073989A CN108073989A (zh) | 2018-05-25 |
CN108073989B true CN108073989B (zh) | 2022-03-11 |
Family
ID=62158896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201711393841.3A Active CN108073989B (zh) | 2017-12-21 | 2017-12-21 | 一种基于贝叶斯概率模型的组合逻辑电路选择性加固方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108073989B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108320767B (zh) * | 2018-02-12 | 2020-07-28 | 河海大学常州校区 | 一种组合逻辑电路抗单粒子错误的选择性加固方法 |
CN110763984B (zh) * | 2019-10-25 | 2021-06-22 | 长沙理工大学 | 逻辑电路失效率确定方法、装置、设备及存储介质 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102214920A (zh) * | 2011-06-10 | 2011-10-12 | 华北电力大学 | 基于线路集群的电网连锁故障分析方法 |
CN104022895A (zh) * | 2014-05-13 | 2014-09-03 | 沈阳理工大学 | 互联网级联故障诊断分析系统 |
CN104869581A (zh) * | 2014-02-20 | 2015-08-26 | 香港城市大学 | 经由无线传感器网络内的标签传播确定故障节点 |
-
2017
- 2017-12-21 CN CN201711393841.3A patent/CN108073989B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102214920A (zh) * | 2011-06-10 | 2011-10-12 | 华北电力大学 | 基于线路集群的电网连锁故障分析方法 |
CN104869581A (zh) * | 2014-02-20 | 2015-08-26 | 香港城市大学 | 经由无线传感器网络内的标签传播确定故障节点 |
CN104022895A (zh) * | 2014-05-13 | 2014-09-03 | 沈阳理工大学 | 互联网级联故障诊断分析系统 |
Also Published As
Publication number | Publication date |
---|---|
CN108073989A (zh) | 2018-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Fazeli et al. | Soft error rate estimation of digital circuits in the presence of multiple event transients (METs) | |
Asadi et al. | An analytical approach for soft error rate estimation in digital circuits | |
JP3213198B2 (ja) | 集積回路の電力評価方法 | |
Kumar | Interconnect and noise immunity design for the Pentium 4 processor | |
US6499131B1 (en) | Method for verification of crosstalk noise in a CMOS design | |
Franco et al. | Signal probability for reliability evaluation of logic circuits | |
Chen et al. | Cep: Correlated error propagation for hierarchical soft error analysis | |
Asadi et al. | Efficient algorithms to accurately compute derating factors of digital circuits | |
Chatterjee et al. | The design of fault-tolerant linear digital state variable systems: Theory and techniques | |
US8635579B1 (en) | Local clock skew optimization | |
George et al. | Characterization of logical masking and error propagation in combinational circuits and effects on system vulnerability | |
CN108073989B (zh) | 一种基于贝叶斯概率模型的组合逻辑电路选择性加固方法 | |
Hamad et al. | Characterizing, modeling, and analyzing soft error propagation in asynchronous and synchronous digital circuits | |
Cai et al. | Single event transient propagation probabilities analysis for nanometer CMOS circuits | |
Shazli et al. | Using boolean satisfiability for computing soft error rates in early design stages | |
Raji et al. | Soft error rate estimation of combinational circuits based on vulnerability analysis | |
US9671447B2 (en) | Method of analyzing error rate in system-on-chip | |
Kriebel et al. | ACSEM: Accuracy-configurable fast soft error masking analysis in combinatorial circuits | |
CN115204076B (zh) | 集成电路的逻辑优化方法、装置、电子设备及可读介质 | |
Zhang et al. | Path delay test generation toward activation of worst case coupling effects | |
CN110763984B (zh) | 逻辑电路失效率确定方法、装置、设备及存储介质 | |
Vaghef et al. | Node-to-node error sensitivity analysis using a graph based approach for VLSI logic circuits | |
Cai et al. | Circuit reliability analysis using signal reliability correlations | |
Raji et al. | A practical metric for soft error vulnerability analysis of combinational circuits | |
Lavanyashree et al. | Design of fault injection technique for VLSI digital circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20230118 Address after: B605-8,9, Building B, Wandu Plaza, No. 388, Heping Middle Road, Tianning District, Changzhou City, Jiangsu Province, 213004 Patentee after: Changzhou Dabaihe International Trade Co.,Ltd. Address before: 213022, No. 200, Jinling North Road, Xinbei District, Jiangsu, Changzhou Patentee before: CHANGZHOU CAMPUS OF HOHAI University |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20230418 Address after: Room 1010, No. 301 Tongjiang Avenue, Xinbei District, Changzhou City, Jiangsu Province, 213022 Patentee after: Changzhou sudu Technology Co.,Ltd. Address before: B605-8,9, Building B, Wandu Plaza, No. 388, Heping Middle Road, Tianning District, Changzhou City, Jiangsu Province, 213004 Patentee before: Changzhou Dabaihe International Trade Co.,Ltd. |