CN107945724B - Gate drive circuit, repair method of gate drive circuit and display device - Google Patents
Gate drive circuit, repair method of gate drive circuit and display device Download PDFInfo
- Publication number
- CN107945724B CN107945724B CN201711143137.2A CN201711143137A CN107945724B CN 107945724 B CN107945724 B CN 107945724B CN 201711143137 A CN201711143137 A CN 201711143137A CN 107945724 B CN107945724 B CN 107945724B
- Authority
- CN
- China
- Prior art keywords
- gate driving
- gate
- driving unit
- signal
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 37
- 230000008439 repair process Effects 0.000 title claims description 20
- 230000002159 abnormal effect Effects 0.000 claims abstract description 53
- 238000006243 chemical reaction Methods 0.000 claims abstract description 50
- 230000005856 abnormality Effects 0.000 claims description 30
- 238000003466 welding Methods 0.000 claims description 16
- 238000010586 diagram Methods 0.000 description 6
- 230000009471 action Effects 0.000 description 3
- 230000001934 delay Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- 101150069344 CUT1 gene Proteins 0.000 description 2
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 2
- 102100040856 Dual specificity protein kinase CLK3 Human genes 0.000 description 2
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 2
- 101000749304 Homo sapiens Dual specificity protein kinase CLK3 Proteins 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 101150020073 cut-2 gene Proteins 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 101100328957 Caenorhabditis elegans clk-1 gene Proteins 0.000 description 1
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 1
- 102100040858 Dual specificity protein kinase CLK4 Human genes 0.000 description 1
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 1
- 101000749298 Homo sapiens Dual specificity protein kinase CLK4 Proteins 0.000 description 1
- 101000805729 Homo sapiens V-type proton ATPase 116 kDa subunit a 1 Proteins 0.000 description 1
- 101000854879 Homo sapiens V-type proton ATPase 116 kDa subunit a 2 Proteins 0.000 description 1
- 101000854873 Homo sapiens V-type proton ATPase 116 kDa subunit a 4 Proteins 0.000 description 1
- 102100020737 V-type proton ATPase 116 kDa subunit a 4 Human genes 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The application discloses gate drive circuit, gate drive circuit's restoration method and display device, gate drive circuit is used for providing a plurality of gate drive signals to display panel through the grid line, includes: the multi-stage grid driving units are connected in series, and each stage of grid driving unit is used for generating a grid driving signal of the stage according to the grid driving signals provided by the preceding stage of grid driving unit and the following stage of grid driving unit; the device also comprises a signal conversion module used for generating a delay signal; when one or more of the multi-stage gate driving units is abnormal, the signal conversion module generates a delay signal according to the gate driving signal provided by the previous stage gate driving unit of the abnormal gate driving unit to serve as the current stage gate driving signal of the abnormal gate driving unit.
Description
Technical Field
The invention relates to the technical field of display, in particular to a gate driving circuit, a repairing method of the gate driving circuit and a display device.
Background
A display device generally includes a display panel, a gate driving circuit, and a source driving circuit. The display panel includes a pixel array formed of a plurality of pixel units, each of which includes a thin film transistor. In the pixel array, the grid electrodes of the thin film transistors in the pixel units in the same row are connected with a grid electrode driving circuit through the same scanning line, and the grid electrode driving circuit selects the pixel units in each row in the pixel array line by line through a plurality of scanning lines; the source electrodes or the drain electrodes of the thin film transistors in the pixel units in the same row are connected with a source electrode driving circuit through the same data line, and the source electrode driving circuit applies gray scale voltage to the pixel units in each row through a plurality of data lines, so that the display panel presents images.
With the development of display devices, the application of integrated Gate Driver In Array (GIA) is becoming more and more extensive, and it integrates a Gate Driver circuit and a display panel on the same substrate, and this technique not only can reduce thousands of wires, make the display device more symmetrical and compact, but also can reduce cost and improve the resolution and the bending degree of the display panel. However, in the conventional gate driving circuit design, due to the disconnection or short circuit of the transistor, the sub-unit circuit of the gate driving circuit is abnormal, so that the whole panel is scrapped, and the yield of the display device is affected.
Disclosure of Invention
In view of the above, the present invention provides a gate driving circuit, a repairing method of the gate driving circuit and a display device.
According to a first aspect of the present invention, there is provided a gate driving circuit for supplying a plurality of gate driving signals to a display panel through a gate line, comprising: the gate driving units are connected in series in multiple stages, and each gate driving unit is used for generating the gate driving signal of the current stage according to the gate driving signals provided by the gate driving units of the previous stage and the next stage; the device also comprises a signal conversion module used for generating a delay signal; when one or more of the multi-stage gate driving units is abnormal, the signal conversion module generates the delay signal according to the gate driving signal provided by the gate driving unit at the previous stage of the gate driving unit with the abnormality as the gate driving signal at the current stage of the gate driving unit with the abnormality.
Preferably, the method further comprises the following steps: a first signal line located above or below the gate layer on which the gate line is laid; and a second signal line over or under the gate layer on which the gate line is laid.
Preferably, each of the gate driving units has: the front-stage input end is used for receiving the grid driving signal provided by the front-stage grid driving unit; the driving end is used for outputting the grid driving signal, wherein a first cut-off point is arranged at the connection position of the preceding stage input end of each stage of the grid driving unit and the driving end of the preceding stage grid driving unit and is used for cutting off the connection between the preceding stage input end of the abnormal grid driving unit and the driving end of the preceding stage grid driving unit; and a second cutting point is arranged at the joint of the driving end of each stage of the gate driving unit and the gate line and used for cutting off the connection between the driving end of the abnormal gate driving unit and the gate line.
Preferably, the signal conversion module has: the receiving end is connected with the first signal line and used for receiving the gate driving signal provided by the gate driving unit at the front stage of the gate driving unit with the abnormality; and an output terminal connected to the second signal line, the output terminal being configured to output the delayed signal.
Preferably, the signal conversion module is implemented by a delay circuit.
Preferably, the first signal line has a plurality of first bonding pads for connecting the receiving terminal of the signal conversion module and the driving terminal of the gate driving unit at a previous stage of the gate driving unit where an abnormality occurs; the second signal line is provided with a plurality of second welding points and is used for connecting the output end of the signal conversion module and the driving end of the abnormal grid driving unit.
According to a second aspect of the present invention, there is provided a repair method for a gate driving circuit including a plurality of stages of gate driving units, a gate line connected to each of the stages of gate driving units, wherein the repair method includes: detecting whether the grid driving units at all levels are abnormal or not; when one or more of the multi-stage gate driving units is detected to be abnormal, the gate driving unit in the front stage of the abnormal gate driving unit is interrupted to provide the gate driving signal to the abnormal gate driving unit; interrupting the abnormal grid driving unit to provide the grid driving signal of the current stage to the corresponding grid line; generating a delay signal according to the gate driving signal output by the gate driving unit at a previous stage of the gate driving unit where the abnormality occurs; providing the delay signal to the gate line corresponding to the gate driving unit in which the abnormality occurs in place of the gate driving signal of the present stage of the gate driving unit in which the abnormality occurs.
Preferably, the step of the repair method further comprises: connecting the gate driving unit at the front stage of the abnormal gate driving unit with the abnormal gate driving unit by laser disconnection; and disconnecting the abnormal gate driving unit from the gate line corresponding to the abnormal gate driving unit by using laser.
Preferably, the step of the repair method further comprises: setting a signal conversion module, wherein the signal conversion module is used for generating a delay signal according to the gate driving signal output by the gate driving unit at the front stage of the gate driving unit with the abnormality; connecting the gate driving unit at the front stage of the abnormal gate driving unit with a signal conversion module by using a laser welding method so as to provide the gate driving signal for the signal conversion module; and connecting a signal conversion module with the gate line corresponding to the gate driving unit with the abnormality by using a laser welding method to provide a delay signal for the gate line.
According to a third aspect of the invention, there is provided a display device comprising at least one gate driver circuit as claimed in any one of the above.
The method for repairing the gate driving circuit has the advantages that the gate driving signal output by the preceding stage gate driving unit of the abnormal gate driving unit is fed back to the signal conversion module, the signal conversion module delays the gate driving signal for one gate driving signal output time to replace the current stage gate driving signal of the abnormal gate driving unit, so that the gate driving circuit outputs normally, and further the transmission of the subsequent gate driving signal is maintained, and the purposes of repairing the gate driving signal and improving the yield of a panel are achieved.
Drawings
The above and other object features and advantages of the present invention will become more apparent from the following description of the embodiments of the present invention with reference to the accompanying drawings.
Fig. 1 illustrates a method for repairing a gate driving circuit in a display device according to an embodiment of the present invention.
Fig. 2 shows a schematic diagram of a display device according to an embodiment of the invention.
Fig. 3 is a schematic structural diagram of a gate driving circuit in a display device according to an embodiment of the invention.
Fig. 4 is a schematic diagram illustrating an actual repair of the gate driving circuit in the display device according to the embodiment of the present invention.
Detailed Description
The invention will be described in more detail below with reference to the accompanying drawings. Like elements in the various figures are denoted by like reference numerals. For purposes of clarity, the various features in the drawings are not necessarily drawn to scale. In addition, certain well known components may not be shown.
Numerous specific details of the invention are set forth in the following description in order to provide a more thorough understanding of the invention. However, as will be understood by those skilled in the art, the present invention may be practiced without these specific details.
Fig. 1 illustrates a method for repairing a gate driving circuit in a display device according to an embodiment of the present invention.
As shown in fig. 1, the repairing method is divided into the following steps:
s01: and detecting whether the gate drive units at all levels are abnormal or not, returning to continuous judgment if the gate drive units at all levels are not abnormal, and performing the next step if the gate drive units at all levels are abnormal.
S02: when one or more of the multi-stage gate driving units is detected to be abnormal, the gate driving unit in the front stage of the abnormal gate driving unit is interrupted to provide the gate driving signal to the abnormal gate driving unit; and interrupting the abnormal grid driving unit to provide the grid driving signal of the current stage to the corresponding grid line.
S03: a signal conversion module is arranged in the grid driving circuit and is used for generating a delay signal according to a grid driving signal output by a previous grid driving unit of the grid driving unit with the abnormality.
S04: and providing a delay signal to a gate line corresponding to the gate driving unit in which the abnormality occurs to replace the gate driving signal of the current stage of the gate driving unit in which the abnormality occurs.
The method for interrupting the signal in step S02 may use laser to disconnect the conducting wires used for transmitting the signal, specifically, use laser to disconnect the gate driving unit at the previous stage of the gate driving unit where the abnormality occurs from the gate driving unit where the abnormality occurs, and use laser to disconnect the gate lines corresponding to the gate driving unit where the abnormality occurs from the gate driving unit where the abnormality occurs.
The signal conversion module in step S03 may be implemented by a delay circuit, and the method of providing the signal conversion module with the gate driving signal output by the gate driving unit at the previous stage of the abnormal gate driving unit is laser welding, and specifically, the previous stage of the abnormal gate driving unit is connected to the signal conversion module by laser welding to provide the signal conversion module with the gate driving signal.
In step S04, the method of providing the delay signal to the gate line corresponding to the gate driving unit with the abnormality is laser welding, and specifically, the laser welding method is adopted to connect the signal conversion module to the gate line corresponding to the gate driving unit with the abnormality so as to provide the delay signal to the gate line.
It should be noted that, the signal conversion module in the embodiment of the present invention may also convert the gate driving signal provided by the gate driving unit at the subsequent stage of the abnormal gate driving unit into a delay signal to replace the interrupted gate driving signal, and regarding the problem of signal conversion, different gate driving circuits may correspond to different manners, and if the principles are the same, the present invention may be ascribed to the same principle.
Fig. 2 is a schematic structural diagram of a display device according to an embodiment of the present invention.
As shown in fig. 2, the display device includes a timing control circuit 1100, a source driving circuit 1200, a gate driving circuit 1300, and a display panel 1400, wherein the gate driving circuit 1300 and the display panel 1400 can be integrated on the same substrate to form an integrated gate driving structure.
The timing control circuit 1100 is configured to provide control signals such as a plurality of clock signals and a Start Vertical (STV) signal to the source driver circuit 1200 and the gate driver circuit 1300, where the Start signal may be a Start signal of one frame; the source driving circuit 1200 is used for providing a source driving signal to the display panel 1400; the gate driving circuit 1300 is used for providing a gate driving signal to the display panel 1400.
In the following description of the embodiments of the present invention, i is a natural number of 1 or more and n or less unless otherwise specified.
Fig. 3 is a schematic structural diagram of a gate driving circuit in a display device according to an embodiment of the invention.
As shown in fig. 3, the gate driving circuit 1300 includes a plurality of stages of gate driving units GIA [1] to GIA [ n ] and a signal conversion module 1301. Wherein, each stage of gate driving unit outputs gate driving signals G [1] to G [ n ], and the signal conversion module 1301 is used for generating delay signals.
Each gate driving unit GIA i has, for example, a front-stage input terminal, a rear-stage input terminal, a first clock terminal VA, a second clock terminal VB, a third clock terminal VC, a fourth clock terminal VD, a pull-down terminal, and a driving terminal. The front stage input terminal of each stage of gate driving unit receives the front stage gate driving signal Gi-4, the rear stage input terminal receives the rear stage gate driving signal Gi +4, the pull-down terminal receives the pull-down signal VGL, the driving terminal outputs the present stage gate driving signal Gi, the first clock terminal VA, the second clock terminal VB, the third clock terminal VC and the fourth clock terminal VD of each gate driving unit GIA [ i ] respectively receive corresponding clock signals, concretely, the first clock terminal VA of the first gate driving unit GIA [1] receives the first clock signal CLK1, the second clock terminal VB receives the second clock signal CLK2, the third clock terminal VC receives the third clock signal CLK3, the fourth clock terminal VD 4, or the first clock terminal VA of the second gate driving unit GIA [2] receives the second clock signal CLK2, the second clock terminal VB receives the third clock signal CLK3, The third clock terminal VC receives the fourth clock signal CLK4 and the fourth clock terminal VD receives the first clock signal CLK 1.
In the gate driving circuit 1300 of the present invention, the front stage input terminal of the first stage gate driving unit GIA [1] receives the first start signal STV1 provided directly from the timing control circuit 1100 or provided through the source driving circuit 1200, and the rear stage input terminal receives the fifth stage gate driving signal G [5] provided from the fifth stage gate driving unit GIA [5 ]. The front stage input terminal of the second stage gate driving unit GIA [2] receives the second start signal STV2 provided directly from the timing control circuit or through the source driving circuit, and the rear stage input terminal receives the sixth stage gate driving signal G [6] provided from the sixth stage gate driving unit GIA [6 ]. The front stage input terminal of the third stage gate driving unit GIA [3] receives the third start signal STV3 provided directly from the timing control circuit or through the source driving circuit, and the rear stage input terminal receives the seventh stage gate driving signal G [7] provided from the seventh stage gate driving unit GIA [7 ]. The front stage input terminal of the fourth stage gate driving unit GIA [4] receives the fourth start signal STV4 provided directly from the timing control circuit or through the source driving circuit, and the rear stage input terminal receives the eighth stage gate driving signal G [8] provided from the eighth stage gate driving unit GIA [8 ].
In the gate driving circuit 1300, the first to fourth gate driving units form a period, and the subsequent gate driving units cyclically repeat the connection relationship between the first to fourth unit circuits, which is not described herein again. The front stage input ends of the gate driving units GIA [5] to GIA [ n ] receive the gate driving signal G [ i-4] provided by the front four-stage gate driving unit corresponding to the gate driving unit of the current stage, the rear stage input ends receive the gate driving signal G [ i +4] provided by the rear four-stage gate driving unit corresponding to the gate driving unit of the current stage, and the rear stage input ends of the last four-stage gate driving units GIA [ n-3] to GIA [ n ] respectively receive the fifth start signal STV5, the sixth start signal STV6, the seventh start signal STV7 and the eighth start signal STV8 which are directly provided by the timing control circuit or provided by the source driving circuit.
As shown in fig. 3, taking the fifth gate driving unit GIA [5] as an example, if the fifth gate driving unit GIA [5] fails, the driving terminal of the fifth gate driving unit GIA [5] cannot normally output the gate driving signal G [5] of the current stage (fifth stage), and thus the gate driving signal G [5] of the current stage (fifth stage) cannot be provided to the input terminal of the subsequent stage of the first gate driving unit GIA [1] and the input terminal of the previous stage of the ninth gate driving unit GIA [9], which further causes the whole gate driving circuit 1300 to fail to operate normally, and the display device is discarded.
The repairing method comprises the following steps: and respectively cutting off the conducting wires connecting the front-stage input end and the driving end of the fifth gate driving unit GIA [5] at a first cut-off point cut1 and a second cut-off point cut2 of the fifth gate driving unit GIA [5], so that the first gate driving unit GIA [1] does not provide the first-stage gate driving signal G [1] to the front-stage input end of the fifth gate driving unit GIA [5] any more, and the fifth gate driving unit GIA [5] does not output the current-stage (fifth-stage) gate driving signal G [5 ].
The driving terminal of the first gate driving unit GIA [1] is connected to the receiving terminal of the signal conversion module 1301 by a first bonding point, and the output terminal of the signal conversion module 1301 is connected to the rear-stage input terminal of the first gate driving unit GIA [1] and the front-stage input terminal of the ninth gate driving unit GIA [9] by a second bonding point using laser. The signal conversion module 1301 is configured to delay the gate driving signal G1 provided to the previous gate driving unit of the fifth gate driving unit GIA [5] by one gate driving signal output time, so as to obtain the current-stage (fifth-stage) gate driving signal G [5], and then output the current-stage (fifth-stage) gate driving signal G [5] from the output terminal of the signal conversion module 1301, so as to continue to provide the current-stage (fifth-stage) gate driving signal G [5] to the subsequent-stage input terminal of the first gate driving unit GIA [1] and the previous-stage input terminal of the ninth gate driving unit GIA [9], so that the entire gate driving circuit 1300 operates normally.
It should be noted that, regarding the link problem of the repair, different gate driving circuits may correspond to different modes, and if the repair principle is the same, they may be ascribed to the present invention, specifically, for example, if the fifth gate driving unit GIA [5] is abnormal, the gate driving signal G [1] provided by the previous stage gate driving unit input to the fifth stage gate driving unit GIA [5] is interrupted from the present stage gate driving signal G [5] output by the fifth stage gate driving unit GIA [5], the present stage gate driving signal G [6] of the sixth stage gate driving unit GIA [6] is input to the signal conversion module 1301, the signal conversion module 1301 delays the gate driving signal G [6], and the delayed signal is used as the present stage gate driving signal of the fifth stage gate driving unit GIA [5 ].
Fig. 4 is a schematic diagram illustrating an actual repair of the gate driving circuit in the display device according to the embodiment of the present invention.
As shown in fig. 4, a first signal line L1 and a second signal line L2 are provided above or below the gate layer on which the gate lines are laid, wherein a plurality of first bonding pads 2 are provided on the first signal line L1, and a plurality of second bonding pads 4 are provided on the second signal line, wherein the first bonding pads are indicated by concentric circles and the second bonding pads are indicated by circles. The first signal line L1 is connected to the receiving end of the signal conversion module 1301, and the second signal line L2 is connected to the output end of the signal conversion module. In actual repair, the first and second welding points corresponding to the abnormal unit are welded, and the signal conversion module 1301 transmits a delay signal to the abnormal gate driving unit to repair the abnormal gate driving circuit.
Specifically, as shown in fig. 4, in the actual repair, the lead line for supplying the previous stage gate driving signal to the gate driving unit in which an abnormality occurs is cut off by a first cut point cut1, the lead line for supplying the present stage gate driving signal to the gate driving unit in which an abnormality occurs is cut off by a second cut point cut2, the lead line for outputting the previous stage gate driving signal to the gate driving unit in which an abnormality occurs is connected to a first signal line L1 by welding a first welding point weld wedd 1, the previous stage gate driving signal to the gate driving unit in which an abnormality occurs is supplied to a signal conversion module 1301, the signal conversion module 1301 delays the signal to generate a delay signal, the lead line for supplying the present stage gate driving signal to the gate driving unit in which an abnormality occurs is connected to a second signal line L2 by welding a second welding point weld wedd 2, and the delay signal is outputted as the present stage gate driving signal to the gate driving unit in which an abnormality occurs, to repair the abnormal gate driving circuit. The cutting and welding methods are realized by laser. The repair method needs to be designed according to a specific GIA circuit, and different GIA circuits can correspond to different modes about the link problem of repair, and the same repair principle can be attributed to the patent itself.
The embodiment of the invention has the advantages that the method of feeding back the grid driving signal provided by the front-stage grid driving unit of the abnormal grid driving unit to the signal conversion module, delaying the signal by the output time of the grid driving signal by the signal conversion module and sending the delayed signal to the abnormal grid driving unit maintains the normal output of the grid driving signal of the current stage, and further maintains the transmission of the grid driving signal of the later stage, thereby realizing the repair of the grid driving signal and improving the yield of the panel.
It is noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
While embodiments in accordance with the invention have been described above, these embodiments are not intended to be exhaustive or to limit the invention to the precise embodiments described. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated.
Claims (9)
1. A gate driving circuit for supplying a plurality of gate driving signals to a display panel through a gate line, comprising:
the gate driving units are connected in series in multiple stages, and each stage of gate driving unit is used for generating the gate driving signal of the current stage according to the gate driving signals provided by the gate driving units of the previous stage and the next stage;
the device is characterized by also comprising a signal conversion module used for generating a delay signal;
the signal conversion module is provided with a receiving end and an output end, the number of the receiving end and the number of the output end are both one, when one or more of the multiple stages of gate driving units are abnormal, the signal conversion module is started, the receiving end receives the gate driving signal provided by the gate driving unit at the front stage of the abnormal gate driving unit, the signal conversion module generates the delay signal according to the gate driving signal received by the receiving end and outputs the delay signal through the output end, and the delay signal is used as the gate driving signal at the current stage of the abnormal gate driving unit;
each of the gate driving units has:
the front-stage input end is used for receiving the grid driving signal provided by the front-stage grid driving unit; and
a driving terminal for outputting the gate driving signal, wherein,
a first cut-off point is arranged at the connection position of the preceding stage input end of each stage of the grid driving unit and the driving end of the preceding stage of the grid driving unit and is used for cutting off the connection between the preceding stage input end of the abnormal grid driving unit and the driving end of the preceding stage of the grid driving unit;
and a second cutting point is arranged at the joint of the driving end of each stage of the gate driving unit and the gate line and used for cutting off the connection between the driving end of the abnormal gate driving unit and the gate line.
2. The gate drive circuit of claim 1, further comprising:
a first signal line located above or below the gate layer on which the gate line is laid;
and a second signal line over or under the gate layer on which the gate line is laid.
3. A gate drive circuit as claimed in claim 2, wherein the receiving terminal is connected to the first signal line and the output terminal is connected to the second signal line.
4. A gate driver circuit as claimed in claim 3, wherein the signal conversion module is implemented as a delay circuit.
5. The gate driving circuit according to claim 4, wherein the first signal line has a plurality of first pads for connecting the receiving terminal of the signal conversion module and the driving terminal of the gate driving unit at a previous stage of the gate driving unit where an abnormality occurs;
the second signal line is provided with a plurality of second welding points and is used for connecting the output end of the signal conversion module and the driving end of the abnormal grid driving unit.
6. A repair method for the gate driver circuit as claimed in any one of claims 1 to 5, characterized in that the repair method comprises:
detecting whether the grid driving units at all levels are abnormal or not;
when one or more of the multi-stage gate driving units is detected to be abnormal, the gate driving unit in the front stage of the abnormal gate driving unit is interrupted to provide the gate driving signal to the abnormal gate driving unit; interrupting the abnormal grid driving unit to provide the grid driving signal of the current stage to the corresponding grid line;
generating a delay signal according to the gate driving signal output by the gate driving unit at a previous stage of the gate driving unit where the abnormality occurs;
providing the delay signal to the gate line corresponding to the gate driving unit in which the abnormality occurs in place of the gate driving signal of the present stage of the gate driving unit in which the abnormality occurs.
7. The method for repairing a gate driver circuit according to claim 6, wherein the step of repairing further comprises:
connecting the gate driving unit at the front stage of the abnormal gate driving unit with the abnormal gate driving unit by laser disconnection;
and disconnecting the abnormal gate driving unit from the gate line corresponding to the abnormal gate driving unit by using laser.
8. The method for repairing a gate driver circuit according to claim 7, wherein the step of repairing further comprises:
setting a signal conversion module, wherein the signal conversion module is used for generating a delay signal according to the gate driving signal output by the gate driving unit at the front stage of the gate driving unit with the abnormality;
connecting the gate driving unit at the front stage of the abnormal gate driving unit with a signal conversion module by using a laser welding method so as to provide the gate driving signal for the signal conversion module;
and connecting a signal conversion module with the gate line corresponding to the gate driving unit with the abnormality by using a laser welding method to provide a delay signal for the gate line.
9. A display device comprising at least one gate driver circuit as claimed in any one of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711143137.2A CN107945724B (en) | 2017-11-17 | 2017-11-17 | Gate drive circuit, repair method of gate drive circuit and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711143137.2A CN107945724B (en) | 2017-11-17 | 2017-11-17 | Gate drive circuit, repair method of gate drive circuit and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107945724A CN107945724A (en) | 2018-04-20 |
| CN107945724B true CN107945724B (en) | 2021-04-23 |
Family
ID=61931671
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711143137.2A Active CN107945724B (en) | 2017-11-17 | 2017-11-17 | Gate drive circuit, repair method of gate drive circuit and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107945724B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109445137B (en) * | 2018-12-25 | 2020-04-14 | 惠科股份有限公司 | Manufacturing method and repairing method of display device and display device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101847377A (en) * | 2009-03-27 | 2010-09-29 | 北京京东方光电科技有限公司 | Gate drive device of liquid crystal display |
| CN202736457U (en) * | 2012-06-18 | 2013-02-13 | 北京京东方光电科技有限公司 | Array-substrate grid drive circuit and LCD |
| CN103247276A (en) * | 2013-04-25 | 2013-08-14 | 北京京东方光电科技有限公司 | Gate drive circuit and array substrate |
| CN106898319A (en) * | 2017-02-20 | 2017-06-27 | 武汉华星光电技术有限公司 | A kind of GOA circuits and liquid crystal display panel |
| CN106935181A (en) * | 2017-05-22 | 2017-07-07 | 厦门天马微电子有限公司 | Gate driving circuit |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101157940B1 (en) * | 2005-12-08 | 2012-06-25 | 엘지디스플레이 주식회사 | A gate drvier and a method for repairing the same |
| TWI405178B (en) * | 2009-11-05 | 2013-08-11 | Novatek Microelectronics Corp | Gate driving circuit and related lcd device |
| KR102199930B1 (en) * | 2013-12-30 | 2021-01-07 | 주식회사 실리콘웍스 | Gate driver ic and control method thereof |
| CN105448265B (en) * | 2016-01-04 | 2018-02-13 | 京东方科技集团股份有限公司 | One kind repairs unit and its restorative procedure, gate driving circuit, display device |
-
2017
- 2017-11-17 CN CN201711143137.2A patent/CN107945724B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101847377A (en) * | 2009-03-27 | 2010-09-29 | 北京京东方光电科技有限公司 | Gate drive device of liquid crystal display |
| CN202736457U (en) * | 2012-06-18 | 2013-02-13 | 北京京东方光电科技有限公司 | Array-substrate grid drive circuit and LCD |
| CN103247276A (en) * | 2013-04-25 | 2013-08-14 | 北京京东方光电科技有限公司 | Gate drive circuit and array substrate |
| CN106898319A (en) * | 2017-02-20 | 2017-06-27 | 武汉华星光电技术有限公司 | A kind of GOA circuits and liquid crystal display panel |
| CN106935181A (en) * | 2017-05-22 | 2017-07-07 | 厦门天马微电子有限公司 | Gate driving circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107945724A (en) | 2018-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10269290B2 (en) | Shift register units and driving methods thereof, gate driving circuits and display devices with transistors having extended lifetime | |
| US5410583A (en) | Shift register useful as a select line scanner for a liquid crystal display | |
| CN100389450C (en) | Grid driver, method for modifying same and display panel | |
| EP3041000B1 (en) | Shift register unit, shift register, and display device | |
| US7310402B2 (en) | Gate line drivers for active matrix displays | |
| US8692588B2 (en) | Multiplex driving circuit | |
| US8217923B2 (en) | Data driver for display device, test method and probe card for data driver | |
| EP2498245A1 (en) | Liquid crystal display device and driving method therefor | |
| CN107945759B (en) | Shifting register unit, grid driving circuit and display device | |
| EP2341507A1 (en) | Shift register circuit, display device and shift register circuit driving method | |
| EP2991069B1 (en) | Gate electrode drive circuit and array substrate | |
| CN105304041A (en) | Scanning driving device | |
| EP1977428A1 (en) | Shift register circuit and display drive device | |
| KR20140094882A (en) | Gate driver and display device comprising the same | |
| KR20150141263A (en) | Gate circuit and display device using the same | |
| CN108255342B (en) | Driving method and driving circuit of touch display panel and touch display device | |
| JP6502503B2 (en) | GOA drive circuit applied to flat panel display device, and flat panel display device | |
| KR20170078924A (en) | Gate driver and display device having the same | |
| CN109326256B (en) | Gate drive circuit and display device | |
| US20170169782A1 (en) | Scanning driving circuits and the liquid crystal devices with the same | |
| CN107945724B (en) | Gate drive circuit, repair method of gate drive circuit and display device | |
| CN106782250A (en) | A kind of display panel, its detection method and display device | |
| US7423447B2 (en) | Method for testing liquid crystal display panels | |
| JP2004157521A (en) | Chip-on glass type liquid crystal display | |
| US11323116B2 (en) | Multi-level drive data transmission circuit and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 215301, 1, Longteng Road, Kunshan, Jiangsu, Suzhou Applicant after: InfoVision Optoelectronics(Kunshan)Co.,Ltd. Address before: 215301, 1, Longteng Road, Kunshan, Jiangsu, Suzhou Applicant before: INFOVISION OPTOELECTRONICS (KUNSHAN) Co.,Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |