CN107861303B - Array substrate, display panel and display device - Google Patents
Array substrate, display panel and display device Download PDFInfo
- Publication number
- CN107861303B CN107861303B CN201711224953.6A CN201711224953A CN107861303B CN 107861303 B CN107861303 B CN 107861303B CN 201711224953 A CN201711224953 A CN 201711224953A CN 107861303 B CN107861303 B CN 107861303B
- Authority
- CN
- China
- Prior art keywords
- data line
- transition portion
- along
- substrate
- array substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
Abstract
The invention discloses an array substrate, a display panel and a display device. The array substrate includes: a substrate base plate; a plurality of scan lines and a plurality of data lines formed on the substrate base plate; a plurality of scanning lines and a plurality of data lines are insulated and crossed to define a plurality of sub-pixel units; the sub-pixel unit comprises a thin film transistor, and the data line is electrically connected with an active layer of the thin film transistor through a through hole; the data line comprises a light leakage prevention structure, and the light leakage prevention structure comprises a first transition part, a middle part and a second transition part; the first transition part comprises two end faces along the extension direction of the data line, and one end face of the first transition part along the extension direction of the data line is connected with the middle part; the second transition portion comprises two end faces along the extension direction of the data line, and one end face of the second transition portion along the extension direction of the data line is connected with the middle portion. The invention can improve the dark state light leakage of the via hole and improve the picture quality under the condition of not influencing the penetration rate.
Description
Technical Field
The invention relates to the technical field of display, in particular to an array substrate, a display panel and a display device.
Background
Liquid Crystal Displays (LCDs) are one of the most widely used flat panel displays. The LCD is provided with an array substrate, a color film substrate and a liquid crystal layer arranged between the two substrates. The array substrate is provided with a scanning line, a data line, a thin film transistor, a pixel electrode, a common electrode and other structures.
In the prior art, a thin film transistor is generally used as a switching device in a pixel unit to control the opening and closing of a pixel electrode. The data line is electrically connected with the active layer of the thin film transistor through the via hole. Light leakage occurs when the data line has a large bend angle (typically greater than 10 °). Due to the existence of the via hole in the data line, the boundary condition of the data line at the via hole position is changed due to etching residues, so that the boundary of the data line at the via hole position is circular or elliptical, a large metal corner is formed, and the light leakage phenomenon is generated. When the array substrate and the color film substrate are misaligned, light leakage can shift to the light-transmitting area, so that the dark state brightness is increased, and the image contrast is reduced.
Disclosure of Invention
In view of this, the present invention provides an array substrate, a display panel and a display device, and aims to improve dark state light leakage at a via hole and improve picture quality.
In a first aspect, an embodiment of the present invention provides an array substrate, including: a substrate base plate; a plurality of scanning lines and a plurality of data lines formed on the substrate, the plurality of scanning lines and the plurality of data lines are insulated and crossed to define a plurality of sub-pixel units; the sub-pixel unit comprises a thin film transistor, and the data line is electrically connected with an active layer of the thin film transistor through a through hole; the data line comprises a light leakage prevention structure, and the light leakage prevention structure comprises a first transition part, a middle part and a second transition part; the first transition part comprises two end faces along the extending direction of the data line, one end face of the first transition part along the extending direction of the data line is connected with the middle part, the width of the connection face of the first transition part and the middle part along the arranging direction of the data line is L2a, and the width of the other end face of the first transition part along the extending direction of the data line is L1; the second transition part comprises two end faces along the extending direction of the data line, one end face of the second transition part along the extending direction of the data line is connected with the middle part, the width of the connection face of the second transition part and the middle part along the arranging direction of the data line is L2b, and the width of the other end face of the second transition part along the extending direction of the data line is L1; the width of the via hole along the arrangement direction of the data lines is L3, and the length of the via hole along the extension direction of the data lines is L4; wherein, L2a > L1, L2b > L1, L2a > L3, L2b > L3; the projection of the via hole on the substrate base plate is positioned in the projection range of the light leakage prevention structure on the substrate base plate. In some alternative embodiments, the first transition portion gradually increases in width along the data line arrangement direction in a direction toward the intermediate portion; the second transition portion gradually increases in width in the data line arrangement direction in a direction toward the intermediate portion.
In some optional embodiments, the geometric center of the projection of the via hole on the substrate base plate is coincident with the geometric center of the projection of the light leakage prevention structure on the substrate base plate.
In some alternative embodiments, the minimum width of the middle portion in the data line arrangement direction is greater than the width of the via hole in the data line arrangement direction by L3.
In some alternative embodiments, the length of the first transition portion along the extending direction of the data line is L5a, the length of the first transition portion along the extending direction of the data line is L5b, and the length of the middle portion along the extending direction of the data line is L6, wherein 3 μm < L5a < 8 μm, 3 μm < L5b < 8 μm, and 2 μm < L6 < 7 μm.
In some optional embodiments, the projection of the via hole on the substrate base plate is circular, wherein 1.8 μm < L1 < 3.5 μm, 1.5 μm < L3 < 3.5 μm, 2.6 μm < L2a < 3.5 μm, and 2.6 μm < L2b < 3.5 μm.
In some optional embodiments, the projection of the via hole on the substrate base plate is an ellipse or a rectangle, wherein 1.8 μm < L1 < 3.5 μm, 1.5 μm < L3 < 3.5 μm, 2.6 μm < L2a < 5.0 μm, 2.6 μm < L2b < 5.0 μm, 1.5 μm < L4 < 4.0 μm, and L4 > L3.
In some alternative embodiments, the projections of the first transition portion, the middle portion, and the second transition portion on the substrate base plate are all quadrilateral.
Optionally, the projections of the first transition portion and the second transition portion on the substrate base plate are both isosceles trapezoids, and the projection of the middle portion on the substrate base plate is rectangular.
Optionally, the projection of the junction surface of the first transition portion and/or the second transition portion with the middle portion on the substrate base plate is a long base side of an isosceles trapezoid, and the waist of the isosceles trapezoid forms an angle θ with the long base side, wherein θ is greater than 80 ° and less than 86.4 °.
Optionally, projections of the first transition portion and the second transition portion on the substrate base plate are axisymmetric with respect to the data line arrangement direction, where L2a is L2b, and L5a is L5 b.
In order to better solve the technical problems in the prior art, in a second aspect, the present invention further provides a display panel including the array substrate. In a third aspect, the present invention further provides a display device, including the display panel.
Compared with the prior art, the array substrate, the display panel and the display device provided by the invention have the advantages that the light leakage prevention structure is arranged at the data line via hole, so that under the condition of not influencing the penetration rate, the large bending angle of the data line boundary at the via hole can be avoided, the dark state light leakage is improved, the influence of the dark state light leakage on the display contrast is reduced, and the display picture quality is improved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the description of the embodiments will be briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic top view of an array substrate according to an embodiment of the present invention;
FIG. 2 is a schematic view of a cross-sectional structure taken along line AA' of FIG. 1;
FIG. 3 is a schematic top view of a light leakage preventing structure provided in an embodiment of the present invention;
FIG. 4 is a schematic top view of another light leakage preventing structure provided in an embodiment of the present invention;
FIG. 5 is a schematic top view of another light leakage preventing structure provided in an embodiment of the present invention;
FIG. 6 is a schematic top view of a modified example of the light leakage preventing structure according to the embodiment of the present invention;
FIG. 7 is a schematic top view of another variation of the light leakage preventing structure according to the embodiment of the present invention;
FIG. 8 is a schematic top view of another variation of the light leakage preventing structure according to the embodiment of the present invention;
fig. 9 is a schematic top view of another array substrate according to an embodiment of the invention;
fig. 10 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 11 is a schematic top view of a display device according to an embodiment of the invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1 and 2, fig. 1 is a schematic top view of an array substrate according to an embodiment of the present invention, and fig. 2 is a schematic cross-sectional view along line AA' in fig. 1. The array substrate includes: a base substrate 3; a plurality of scan lines SL and a plurality of data lines DL formed on the base substrate 3, the plurality of scan lines SL and the plurality of data lines DL defining a plurality of sub-pixel units 5 in an insulating and crossing manner; the sub-pixel unit 5 includes a thin film transistor 6; the data line DL includes a light leakage preventing structure 1. Referring to fig. 2, the data line DL is electrically connected to the active layer 2 of the thin film transistor 6 through the via hole 4, where the data line DL and the source S of the thin film transistor 6 are integrally formed in the same layer; the array substrate further comprises a Gate electrode, a drain electrode D, a common electrode CE, a strip-shaped pixel electrode PE and other structures.
In fig. 1, the substrate 3 is not provided with a filling pattern, but is only illustrated by a line frame, in order to clearly illustrate the structure of the array substrate; in fig. 2, the tft structure is only an example, and not limited thereto; in fig. 2, the relationship between the stripe shape of the pixel Electrode PE and the position of the pixel Electrode PE and the Common Electrode CE is only an example (i.e., a Middle-Common Electrode structure), and the shapes and positions of the pixel Electrode PE and the Common Electrode CE are not limited thereto.
The array substrate provided by the embodiment of the invention comprises a plurality of data lines DL, and the data lines DL comprise light leakage prevention structures 1. Referring to fig. 3, fig. 3 is a schematic top view of a light leakage prevention structure according to an embodiment of the present invention. The present embodiment provides a light leakage preventing structure including a first transition portion 10, an intermediate portion 30, and a second transition portion 20. The first transition portion 10 includes two end faces along the extending direction of the data line DL, one end face of the first transition portion 10 along the extending direction of the data line DL is connected to the middle portion 30, the width of the connection face of the first transition portion 10 to the middle portion 30 along the arrangement direction of the data line DL is L2a, and the width of the other end face of the first transition portion 10 along the extending direction of the data line DL is L1; the second transition portion 20 includes two end faces along the extending direction of the data line DL, one end face of the second transition portion 20 along the extending direction of the data line DL is connected to the middle portion 30, the width of the connection face of the second transition portion 20 to the middle portion 30 along the arrangement direction of the data line DL is L2b, and the width of the other end face of the second transition portion 20 along the extending direction of the data line DL is L1; the width of the via hole 40 along the arrangement direction of the data lines DL is L3, and the length of the via hole 40 along the extension direction of the data lines DL is L4; wherein, L2a > L1, L2b > L1, L2a > L3, L2b > L3; the projection of the via hole 40 on the substrate base plate 3 is positioned in the range of the projection of the light leakage prevention structure 1 on the substrate base plate 3.
The data line is electrically connected with the active layer through the via hole, in the prior art, the width of the data line in the arrangement direction is close to the width of the via hole in the arrangement direction of the data line, and the boundary condition of the data line at the position of the via hole is changed due to etching residue, so that the boundary of the data line is circular or elliptical, a large metal bend angle is generated, and the light leakage phenomenon is generated. When the array substrate and the color film substrate are in alignment deviation, light leakage can shift to the light transmission area, so that the dark state brightness is increased, the display contrast is influenced, and the picture quality is reduced. The embodiment of the invention arranges the light leakage prevention structure on the data line, so that the width of the data line is increased at the via hole, on one hand, the width of the via hole is ensured to be smaller than that of the data line, a large bending angle of the boundary of the data line at the via hole is avoided, and the purposes of improving light leakage and improving image contrast are achieved; on the other hand, the size and the shape of the through hole have larger change space to adapt to different process requirements
Optionally, in a direction toward the middle portion 30, the width of the first transition portion 10 along the arrangement direction of the data lines DL gradually increases; the width of the second transition portion 20 along the arrangement direction of the data lines DL gradually increases in a direction toward the intermediate portion 30.
The arrangement that the widths of the first transition part and the second transition part are gradually increased is that the width relation between the light leakage prevention structure and the data line in the arrangement direction of the data line is considered, on one hand, the gradual widening of the widths can ensure that the transition at the joint of the data line and the light leakage prevention structure is more gradual, and other uncertain factors influencing the performance of the data line and the light leakage prevention structure are reduced; on the other hand, the arrangement can maximize the occupied space of the light leakage prevention structure on the premise of not influencing the penetration rate, and avoids the phenomenon that the forming position of the via hole exceeds the width range of the light leakage prevention structure due to the reason of alignment deviation and the like in the process manufacturing, so that the light leakage phenomenon is further avoided.
Optionally, the geometric center of the projection of the via 4 on the substrate 3 coincides with the geometric center of the projection of the light leakage preventing structure 1 on the substrate 3.
Optionally, the minimum width of the middle portion 30 along the arrangement direction of the data lines DL is greater than the width of the via holes 40 along the arrangement direction of the data lines DL as L3, so as to ensure that the via holes 40 are located within the middle portion 30 along the arrangement direction of the data lines DL, and to ensure that the light leakage prevention effect of the present invention can be achieved.
Optionally, the length of the first transition portion 10 along the extending direction of the data line DL is L5a, the length of the first transition portion 10 along the extending direction of the data line DL is L5b, and the length of the middle portion 30 along the extending direction of the data line DL is L6, wherein 3 μm < L5a < 8 μm, 3 μm < L5b < 8 μm, and 2 μm < L6 < 7 μm.
In some alternative embodiments, referring to fig. 3, the projection of the via 40 on the substrate base plate 3 is circular. Wherein, L1 is more than 1.8 μm and less than 3.5 μm, L3 is more than 1.5 μm and less than 3.5 μm, L2a is more than 2.6 μm and less than 3.5 μm, and L2b is more than 2.6 μm and less than 3.5 μm.
In some alternative embodiments, please refer to fig. 4, fig. 4 is a schematic top view of another light leakage prevention structure provided in the embodiments of the present invention, and a projection of the via 401 on the substrate 3 is an ellipse. Wherein, L1 is more than 1.8 μm and less than 3.5 μm, L3 is more than 1.5 μm and less than 3.5 μm, L2a is more than 2.6 μm and less than 5.0 μm, L2b is more than 2.6 μm and less than 5.0 μm, L4 is more than 1.5 μm and less than 4.0 μm, and L4 is more than L3.
In some alternative embodiments, please refer to fig. 5, fig. 5 is a schematic top view of another light leakage prevention structure provided in the embodiments of the present invention, and a projection of the via 402 on the substrate 3 is rectangular. Wherein, L1 is more than 1.8 μm and less than 3.5 μm, L3 is more than 1.5 μm and less than 3.5 μm, L2a is more than 2.6 μm and less than 5.0 μm, L2b is more than 2.6 μm and less than 5.0 μm, L4 is more than 1.5 μm and less than 4.0 μm, and L4 is more than L3.
In some of the above alternative embodiments, the dimensions of the light leakage prevention structure are further defined. Experiments show that various light leakage prevention structures under the sizes can achieve better light leakage prevention effect, no light leakage is basically guaranteed, and the picture display effect is obviously improved.
Current via designs are typically circular vias. In the embodiment of the invention, the circular via hole is taken as an example, so that the light leakage prevention structure and the width limitation of the via hole in the arrangement direction of the data line are emphasized, and the light leakage prevention effect is achieved; in some embodiments of the present invention, an elliptical or rectangular via hole is further provided, the type of via hole has long and short sides, and the long side direction of the via hole in this embodiment is parallel to the extending direction of the data line. Although the embodiments of the present invention have been described with reference to circular, elliptical, and rectangular vias as examples, the specific shape of the vias is not limited.
In some alternative embodiments, referring to fig. 3, fig. 4 or fig. 5, the projections of the first transition portion 10, the middle portion 30 and the second transition portion 20 on the substrate base plate 3 are all quadrilateral.
Optionally, the projections of the first transition portion 10 and the second transition portion 20 on the substrate base 3 are both isosceles trapezoids, and the projection of the middle portion 30 on the substrate base 3 is rectangular.
Optionally, the projection of the first transition portion 10 and/or the second transition portion 20 to the middle portion 30 on the substrate base plate 3 is a long bottom side of an isosceles trapezoid, and an angle θ is formed between the long bottom side and the waist of the isosceles trapezoid, wherein θ is greater than 80 ° < 86.4 °.
Alternatively, the projections of the first transition portion 10 and the second transition portion 20 on the substrate base plate 3 are axisymmetric with respect to the arrangement direction of the data lines DL, where L2a is L2b, and L5a is L5 b.
Compared with the irregular structural design, the isosceles trapezoid structure of the first transition part and the second transition part, the rectangular structure of the middle part and the axisymmetric structure of the first transition part, the second transition part and the middle part have larger increase area for shielding the via hole of the data line light leakage prevention structure, so that the light leakage phenomenon can be reduced to the maximum extent; the repeatability and stability of the structure produced by the process are higher; in addition, in the production line operation, the via hole deviation can be caused by the problems of alignment deviation and the like, and under the condition, the light leakage prevention effect of the light leakage prevention structure with the isosceles-rectangular-axisymmetric structural design is superior to that of the light leakage prevention structure with the irregular design.
In some alternative embodiments, please refer to fig. 6, fig. 6 is a schematic top view of a modified example of the light leakage prevention structure provided in the embodiment of the present invention, and the position of the via 403 is not limited to be within the range of the middle portion 30. The projection of the via hole 403 on the substrate 3 is such that the length L4 of the via hole 403 in the data line extending direction is equal to or greater than the length L6 of the intermediate portion 30 in the data line extending direction, within the range of the light leakage preventing structure 1 projected on the substrate 3. It should be noted that, in the present embodiment, the oval via 403 is merely used as an example, and the shape of the via 403 is not limited.
In some optional embodiments, please refer to fig. 7, fig. 7 is a schematic top view illustrating a modified example of a light leakage preventing structure according to another embodiment of the present invention, in which the first transition portion 101 and the second transition portion 201 are quadrangles except isosceles trapezoids, and the middle portion 301 is a quadrangle except a rectangle, and in a direction pointing to the middle portion 301, a width of the first transition portion 101 along a direction in which the data lines DL are arranged gradually increases; in the direction toward the middle portion 301, the width of the second transition portion 201 along the arrangement direction of the data lines DL gradually increases; the minimum width of the intermediate portion 301 in the arrangement direction of the data lines DL is greater than the width of the via hole 4 in the arrangement direction of the data lines DL as L3. In the present embodiment, the oval via 4 is merely used as an example, and the shape of the via 4 is not limited.
In some alternative embodiments, please refer to fig. 8, fig. 8 is a schematic top view of another light leakage prevention structure modification provided in the embodiments of the present invention, in which the first transition portion 102, the second transition portion 202, and/or the middle portion 302 are irregular patterns, and only the following requirements are satisfied: in the direction toward the middle portion 302, the width of the first transition portion 102 along the arrangement direction of the data lines DL gradually increases; in the direction toward the middle portion 302, the width of the second transition portion 202 along the arrangement direction of the data lines DL gradually increases; the minimum width of the middle portion 302 in the arrangement direction of the data lines DL is greater than the width of the via hole 4 in the arrangement direction of the data lines DL as L3. In the present embodiment, the oval via 4 is merely used as an example, and the shape of the via 4 is not limited.
Referring to fig. 9, fig. 9 is a schematic top view of another array substrate according to an embodiment of the present invention, which is a schematic top view of a pseudo-dual-domain array substrate. The existing array substrate with pseudo-double domains (specifically, the pseudo-double domains refer to that the domains of two adjacent rows of sub-pixel units in the extending direction of a data line are different, but the domains of the two adjacent rows of sub-pixel units are generally axially symmetric with respect to the arrangement direction of the data line, and correspondingly, the data line parts corresponding to the two adjacent rows of sub-pixel units are inclined) is not provided with a light leakage prevention structure, and related experiments show that the light leakage phenomenon caused by the large bend angle of the data line due to the change of the boundary condition of the data line at a via hole is a main cause of reducing the contrast of a picture, and the contrast of the picture is reduced by 14.6%. When the light leakage prevention structure 1 provided by the embodiment of the invention shown in fig. 3 is arranged on the pseudo-double-domain array substrate, it is found that after the light leakage prevention structure 1 is arranged on the array substrate, no light leakage can be basically achieved, the contrast ratio is correspondingly improved, and the picture display effect is obviously improved. It should be noted that, the embodiment only takes the pseudo-dual-domain array substrate as an example, and is not limited thereto. The embodiment of the invention further provides a display panel, and the display panel 400 includes any one of the array substrates 100 described above.
Specifically, taking a liquid crystal display panel as an example, please refer to fig. 10, and fig. 10 is a schematic structural diagram of a display panel according to an embodiment of the present invention. The display panel 400 includes the array substrate 100, the color filter substrate 300 disposed opposite to the array substrate 100, and the liquid crystal layer 200 disposed between the array substrate 100 and the color filter substrate 300. When the display panel displays, an electric field is formed between the pixel electrode and the common electrode on the array substrate 100 to control the rotation of the liquid crystal molecules in the liquid crystal layer 400, so as to achieve the display function.
It should be noted that the display panel shown in fig. 10 is a schematic view provided by taking a liquid crystal display panel as an example, and the array substrate in the embodiment of the present invention may also be applied to an organic light emitting display panel (OLED), and the like. The present invention is not particularly limited with respect to the type of display panel.
Referring to fig. 11, fig. 11 is a schematic top view of a display device according to an embodiment of the present invention. The display device 500 includes the display panel 400 according to any embodiment of the present invention. The display device may include, but is not limited to, a mobile phone, a notebook computer, a tablet computer, and the like.
The array substrate, the display panel and the display device provided by the embodiments of the present invention are described in detail above, and the principles and embodiments of the present invention are explained herein by applying specific examples, and the description of the embodiments above is only used to help understanding the method and the core concept of the present invention; meanwhile, for a person skilled in the art, according to the idea of the present invention, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present invention.
Claims (11)
1. An array substrate, comprising:
a substrate base plate;
a plurality of scanning lines and a plurality of data lines formed on the substrate, the plurality of scanning lines and the plurality of data lines being insulated and crossed to define a plurality of sub-pixel units; the sub-pixel unit comprises a thin film transistor, and the data line is electrically connected with an active layer of the thin film transistor through a through hole;
the data line comprises a light leakage prevention structure, and the light leakage prevention structure comprises a first transition part, a middle part and a second transition part;
the first transition portion includes two end faces along the data line extending direction, one end face of the first transition portion along the data line extending direction is connected with the intermediate portion, the width of the connection face of the first transition portion with the intermediate portion along the data line arrangement direction is L2a, and the width of the other end face of the first transition portion along the data line extending direction is L1;
the second transition portion includes two end faces along the data line extending direction, one end face of the second transition portion along the data line extending direction is connected to the intermediate portion, the width of the connection face of the second transition portion to the intermediate portion along the data line arrangement direction is L2b, and the width of the other end face of the second transition portion along the data line extending direction is L1;
the width of the via hole along the arrangement direction of the data lines is L3, the length of the via hole along the extension direction of the data lines is L4, and L4 is greater than L3; the length of the middle part along the extending direction of the data line is L6, and L4 is more than L6; wherein, L2a > L1, L2b > L1, L2a > L3, L2b > L3;
the projection of the via hole on the substrate base plate is positioned in the projection range of the light leakage prevention structure on the substrate base plate;
the geometric center of the projection of the via hole on the substrate base plate is coincided with the geometric center of the projection of the light leakage prevention structure on the substrate base plate.
2. The array substrate of claim 1, wherein the first transition portion has a width gradually increasing in a direction toward the middle portion along the data line arrangement direction; the width of the second transition portion in the data line arrangement direction gradually increases in a direction toward the intermediate portion.
3. The array substrate of claim 1, wherein a minimum width of the middle portion in the data line arrangement direction is greater than a width L3 of the via in the data line arrangement direction.
4. The array substrate of claim 1, wherein the first transition portion has a length along the data line extending direction of L5a, and the second transition portion has a length along the data line extending direction of L5b, wherein 3 μm < L5a < 8 μm, 3 μm < L5b < 8 μm, and 2 μm < L6 < 7 μm.
5. The array substrate of claim 1, wherein the via has an elliptical or rectangular projection on the substrate, wherein 1.8 μm < L1 < 3.5 μm, 1.5 μm < L3 < 3.5 μm, 2.6 μm < L2a < 5.0 μm, 2.6 μm < L2b < 5.0 μm, and 1.5 μm < L4 < 4.0 μm.
6. The array substrate of any one of claims 1 to 5, wherein the first transition portion, the middle portion and the second transition portion have a quadrilateral projection on the substrate.
7. The array substrate of claim 6, wherein the projections of the first transition portion and the second transition portion on the substrate are isosceles trapezoids, and the projection of the middle portion on the substrate is rectangular.
8. The array substrate of claim 7, wherein the projection of the junction of the first transition portion and/or the second transition portion with the middle portion on the substrate base plate is the long base of an isosceles trapezoid, the isosceles trapezoid having a waist and a long base forming an angle θ, wherein 80 ° < θ < 86.4 °.
9. The array substrate of claim 8, wherein projections of the first transition portion and the second transition portion on the substrate base plate are axisymmetric to each other with respect to the data line arrangement direction, wherein L2a ═ L2b, and L5a ═ L5 b.
10. A display panel comprising the array substrate according to any one of claims 1 to 9.
11. A display device characterized by comprising the display panel according to claim 10.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711224953.6A CN107861303B (en) | 2017-11-29 | 2017-11-29 | Array substrate, display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711224953.6A CN107861303B (en) | 2017-11-29 | 2017-11-29 | Array substrate, display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107861303A CN107861303A (en) | 2018-03-30 |
| CN107861303B true CN107861303B (en) | 2021-07-09 |
Family
ID=61704397
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711224953.6A Active CN107861303B (en) | 2017-11-29 | 2017-11-29 | Array substrate, display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107861303B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114545651A (en) * | 2020-11-26 | 2022-05-27 | 京东方科技集团股份有限公司 | Display assembly and display device |
| CN117716284A (en) * | 2022-06-23 | 2024-03-15 | 京东方科技集团股份有限公司 | Display substrate, display panel and display device |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001356371A (en) * | 2000-04-11 | 2001-12-26 | Nec Corp | Liquid crystal display device and liquid crystal projector device |
| CN101595425A (en) * | 2007-04-03 | 2009-12-02 | 夏普株式会社 | Liquid crystal panel and liquid crystal indicator |
| CN101620350A (en) * | 2008-07-04 | 2010-01-06 | 北京京东方光电科技有限公司 | TFT-LCD array substrate and manufacturing method thereof |
| CN101738798A (en) * | 2008-11-05 | 2010-06-16 | 京东方科技集团股份有限公司 | Wide viewing angle LCD (Liquid Crystal Display) array substrate and manufacturing method thereof |
| CN102034750A (en) * | 2009-09-25 | 2011-04-27 | 北京京东方光电科技有限公司 | Array substrate and manufacturing method thereof |
| CN104345485A (en) * | 2014-11-10 | 2015-02-11 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and through hole for electrical connection |
| CN105739741A (en) * | 2014-12-30 | 2016-07-06 | 乐金显示有限公司 | Ultra high resolution flat panel display having in-cell type touch sensor |
| CN106842747A (en) * | 2017-03-02 | 2017-06-13 | 京东方科技集团股份有限公司 | Array base palte and its manufacture method, display device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010230888A (en) * | 2009-03-26 | 2010-10-14 | Seiko Epson Corp | Electro-optical device and electronic apparatus |
| CN202563218U (en) * | 2012-04-20 | 2012-11-28 | 京东方科技集团股份有限公司 | Pixel structure and array substrate and liquid crystal display panel |
| CN107015410B (en) * | 2017-05-26 | 2020-04-21 | 厦门天马微电子有限公司 | Array substrate, display panel and display device |
-
2017
- 2017-11-29 CN CN201711224953.6A patent/CN107861303B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001356371A (en) * | 2000-04-11 | 2001-12-26 | Nec Corp | Liquid crystal display device and liquid crystal projector device |
| CN101595425A (en) * | 2007-04-03 | 2009-12-02 | 夏普株式会社 | Liquid crystal panel and liquid crystal indicator |
| CN101620350A (en) * | 2008-07-04 | 2010-01-06 | 北京京东方光电科技有限公司 | TFT-LCD array substrate and manufacturing method thereof |
| CN101738798A (en) * | 2008-11-05 | 2010-06-16 | 京东方科技集团股份有限公司 | Wide viewing angle LCD (Liquid Crystal Display) array substrate and manufacturing method thereof |
| CN102034750A (en) * | 2009-09-25 | 2011-04-27 | 北京京东方光电科技有限公司 | Array substrate and manufacturing method thereof |
| CN104345485A (en) * | 2014-11-10 | 2015-02-11 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and through hole for electrical connection |
| CN105739741A (en) * | 2014-12-30 | 2016-07-06 | 乐金显示有限公司 | Ultra high resolution flat panel display having in-cell type touch sensor |
| CN106842747A (en) * | 2017-03-02 | 2017-06-13 | 京东方科技集团股份有限公司 | Array base palte and its manufacture method, display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107861303A (en) | 2018-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107797321B (en) | Array substrate, liquid crystal display panel and liquid crystal display device | |
| US11199750B2 (en) | Display panel having black matrix comprising extension portions | |
| US11906855B2 (en) | Display device comprising a first slit separating first and second common electrodes and overlapping a first metal line | |
| US10401685B2 (en) | Array substrate, manufacturing method thereof and display device | |
| CN106950772B (en) | Array substrate, display panel and display device | |
| CN103713432A (en) | Display device and electronic equipment | |
| US9766512B2 (en) | Liquid crystal display panel | |
| CN113075825B (en) | Array substrate and display panel | |
| EP3321730B1 (en) | Array substrate and manufacturing method thereof and display device | |
| US9412767B2 (en) | Liquid crystal display device and method of manufacturing a liquid crystal display device | |
| US10620487B2 (en) | Pixel structure, array substrate, display device and method for manufacturing the same | |
| WO2020124896A1 (en) | Liquid crystal display panel | |
| CN107861303B (en) | Array substrate, display panel and display device | |
| WO2021237877A1 (en) | Array substrate and display panel | |
| EP3690537A1 (en) | Array substrate and manufacturing method thereof, and display device | |
| CN107678220B (en) | Display panel and display device | |
| JP6449327B2 (en) | Mask set, pixel unit and manufacturing method thereof, array substrate, and display device | |
| TWI612645B (en) | Display panel | |
| CN111025802B (en) | Array substrate and display panel | |
| CN111273494B (en) | Array substrate and display device | |
| CN103713429A (en) | Pixel structure | |
| WO2017049702A1 (en) | Pixel structure, liquid crystal display, and electronic device | |
| WO2018205620A1 (en) | Array substrate and manufacturing method therefor, and display device | |
| US20230213827A1 (en) | Array substrate, display panel, and method of fabricating array substrate | |
| CN115308952A (en) | Display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |