CN107832239A - A kind of transfer control method and device based on ahb bus - Google Patents
A kind of transfer control method and device based on ahb bus Download PDFInfo
- Publication number
- CN107832239A CN107832239A CN201710823697.6A CN201710823697A CN107832239A CN 107832239 A CN107832239 A CN 107832239A CN 201710823697 A CN201710823697 A CN 201710823697A CN 107832239 A CN107832239 A CN 107832239A
- Authority
- CN
- China
- Prior art keywords
- peripheral hardware
- ahb bus
- response
- working condition
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
- G06F13/126—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine and has means for transferring I/O instructions and statuses between control unit and main processor
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
The present invention provides a kind of transfer control method based on ahb bus, comprises the following steps：When CPU sends instruction to peripheral hardware, the working condition of peripheral hardware is received；Make to CPU that to continue waiting for response or end etc. to be answered according to the working condition received.Compared to prior art, the present invention present invention first follows the protocol requirement of ahb bus, and secondly the reserved self-adapting signal of the present invention, for receiving the working condition of peripheral hardware, so as to adjust the response status of itself, realizes height adaptive.In addition, present invention also offers a kind of transmission control unit based on ahb bus for being used to realize the above method.
Description
Technical field
The present invention relates to circuit design field, particularly a kind of transfer control method and device based on ahb bus.
Background technology
When the CPU of application ARM companies is as processor, AMBA buses are unavoidably touched when most,
It includes AHB, ASB and APB buses, ahb bus interface is typically used for quick response CPU request.This creates the terminal
One problem：It is not that each CPU sends instruction request, peripheral hardware can be responded in next cycle, so will at once
Into the state of wait-for-response, just not only caused if often changing a slave unit and will redesign AHB slave unit interfaces
Manpower, the waste of time cost, very big challenge can also be brought every time to the reliability of design by redesigning.
Please refer to Fig. 1 and Fig. 2, it is respectively N-free diet method transmission and waits schematic diagram waiting for transmission.Using ahb bus
When, according to the specification of ahb bus, AHB has two ways when transmitting：That is N-free diet method transmission and the transmission of addition wait state.
Numerous other types of transmission mode, such as continuous biography can be also derived on the basis of both transmission modes
It is defeated, winding transmission, there is wait to continuously transmit, have and wait winding transmission etc..
No matter how the form of transmission changes, what the composition of transmission was just as, address phase and data can be divided into first
Phase is transmitted, and during the phase of address, main frame can send address signal, and control signal, during data phase, main frame is then
Send the data for writing data or main frame reading slave transmission；When meeting expanded period, data phase keep it is constant until
Untill HREADY signals uprise.
Because ahb bus is using flowing structure, so often also comprising last number during primary address phase
Data or reading data message are write according to phase, as to whether will effectively refer to other control information.
Therefore, the sequential feature of specific slave unit is mainly considered when designing AHB slave unit interfaces in the prior art,
Corresponding responsive state is provided, because different slave units has a different features of response, therefore will be special according to their sequential
Door one AHB responsive state machine of design, so easily causes manpower and waste of time, and design again all can every time
The defects of potential, which can be introduced, causes design failure to influence the development process of chip.
The content of the invention
The shortcomings that it is an object of the invention to overcome prior art and deficiency, there is provided one kind can compatible most of AHB
The transfer control method and device of slave unit interface response mechanism.
The present invention is realized by following scheme：A kind of transfer control method based on ahb bus, comprises the following steps：
When CPU sends instruction to peripheral hardware, the working condition of peripheral hardware is received；
Make to CPU that to continue waiting for response or end etc. to be answered according to the working condition received.
As a further improvement on the present invention, in addition to step：When confiscating the working condition of peripheral hardware, according to clock week
Phase is counted, and when count value reaches given threshold, then changes response status.
As a further improvement on the present invention, in addition to step：When the stand-by period reaching given threshold, pulse letter is sent
Number to peripheral hardware, if receiving peripheral hardware response, state is remained waiting for；If not receiving peripheral hardware response, terminate wait state.
As a further improvement on the present invention, in addition to step：A stand-by period is sent to peripheral hardware, by peripheral hardware to such
Treat that the time is judged, if completion can be handled within waiting time, approval signal is fed back, if can not be in waiting time
Interior completion processing, then feed back and disagree signal.
As a further improvement on the present invention, the instruction that the CPU is sent includes reading instruction and write command.
Present invention also offers a kind of transmission control unit based on ahb bus, including
Receiving module, for when CPU sends instruction to peripheral hardware, receiving the working condition of peripheral hardware；
Judge module, for being made according to the working condition that receives to CPU, to continue waiting for response or end etc. to be answered.
As a further improvement on the present invention, in addition to expansion module, for when confiscating the working condition of peripheral hardware, root
Counted according to the clock cycle, when count value reaches given threshold, then change response status.
As a further improvement on the present invention, in addition to module is inquired, for when the stand-by period reaching given threshold, sending out
Pulse signal is sent to peripheral hardware, if receiving peripheral hardware response, remains waiting for state；If not receiving peripheral hardware response, terminate to wait
State.
As a further improvement on the present invention, in addition to stand-by period setting module, for sending a stand-by period extremely
Peripheral hardware, waiting time is judged by peripheral hardware, if completion can be handled within waiting time, feeds back approval signal,
If completion can not be handled within waiting time, feedback disagrees signal.
As a further improvement on the present invention, the cpu instruction includes reading instruction and write command.
Compared to prior art, the present invention first of the invention follows the protocol requirement of ahb bus, and secondly the present invention is reserved certainly
Signal is adapted to, for receiving the working condition of peripheral hardware, so as to adjust the response status of itself, realizes height adaptive.
Further, the present invention carries expanded period and enabled, and can enable to enter by force by extending when no peripheral hardware is asked
Row period expansion, this way can help designer to carry out experimental operation in the elementary step of design.
Further, it is contemplated that more complicated situation in practical application, peripheral hardware for a long time do not reply be probably the peripheral hardware
No longer work, or wait obtain very much response long may be nonsensical, at this time just need corresponding treatment mechanism, it is main
An interrogation pulse can be transmitted in machine, if next clock have received peripheral hardware response and illustrate that the peripheral hardware is still working, can continue
Wait；It can be handled if not replying as error, exempt the wait of main frame；If main frame is unwilling to wait too
Long, then series of pulses can be transmitted in main frame, informs the time that slave can only wait, when main frame waits corresponding if slave is agreed to
Between, otherwise immediately terminate.
In order to more fully understand and implement, the invention will now be described in detail with reference to the accompanying drawings.
Brief description of the drawings
Fig. 1 is the schematic diagram of the AHB lines N-free diet method transmission of prior art.
Fig. 2 is the schematic diagram waiting for transmission such as the AHB lines of prior art.
Fig. 3 is the step flow chart of the transfer control method based on ahb bus of the embodiment of the present invention 1.
Fig. 4 is the state transition schematic diagram of the state machine of the present invention.
Fig. 5 is the module frame chart of the transmission control unit based on ahb bus of the embodiment of the present invention 1.
Fig. 6 is the step flow chart of the transfer control method based on ahb bus of the present embodiment 2.
Fig. 7 is the module frame chart of the transmission control unit of the present embodiment 2.
Fig. 8 is the step flow chart of the transfer control method of the present embodiment 3.
Fig. 9 is the module frame chart of the transmission control unit of the present embodiment 3.
Embodiment
With reference to embodiments and accompanying drawing the present invention is described in further detail, but embodiments of the present invention are unlimited
In this.The present invention to different peripheral hardwares for that can not carry out the defects of compatible in the prior art, there is provided one kind can be compatible big
The transfer control method and device of part AHB slave unit interface response mechanisms, are illustrated especially by following examples.
Embodiment 1
The transfer control method based on ahb bus of the offer of the present invention, can be applied on state machine, but be not limited to shape
A kind of this application mode of state machine.Please refer to Fig. 3, it is the transfer control method based on ahb bus of the embodiment of the present invention 1
Step flow chart.Below by way of applying on state machine, to the invention provides a kind of transmission controlling party based on ahb bus
Method, comprise the following steps：
S11：When CPU sends instruction to peripheral hardware, state machine receives the working condition of peripheral hardware.Specifically, the CPU is sent
Instruction can include reading instruction and write command, also include other kinds of instruction certainly.
S12：State machine makes that to continue waiting for response or end etc. to be answered according to the working condition received to CPU.
S13：When confiscating the working condition of peripheral hardware, state machine is counted according to the clock cycle, when count value reaches
During given threshold, then response status are changed.
Specifically, illustrated below by way of application of the specific example to the method for the present invention and principle：
Referring to Fig. 4, its state transition schematic diagram for the state machine of the present invention.
First, the state of state machine of the invention includes IDLE state, WRITE states, READ states, READ_WAIT shapes
State and WRITE_WAIT states.Explanation is illustrated to the state that redirects of state machine individually below：
1st, (HRESETn step-downs) state machine enters IDLE state upon system reset, and now answer signal Hready is height,
CPU can send instruction.
2nd, when CPU send be reading instruction when, signal that state machine is sent according to peripheral hardware judges that wait_indi puts height still
Set low, allow state machine to enter to study in wait state or into response status.Namely now, according to read and wait_indi signals,
When the wait_indi puts high, the state machine is by IDEL state transitions to READ_WAIT states；When wait_indi is set low,
The state machine is by IDEL state transitions to READ states.
Mode of extension by force can also be enabled when also no peripheral hardware signal can provide, allows state machine to be counted, from
And produce the signal for allowing state machine to change；The waiting signal that i.e. peripheral hardware is sent can be substituted with the waiting signal of state machine in itself,
But the effect of substitution is exactly that state can not be waited flexibly.For example, during in READ_WAIT states, according to Wait_st's
Signal extension performance period.
3rd, when CPU send be write command when, signal that state machine is sent according to peripheral hardware judges that wait_indi puts height still
Set low, allow state machine to enter and write wait state or into response status.Namely now, believed according to write and wait_indi
Number, when the wait_indi puts high, the state machine is by IDEL state transitions to WRITE_WAIT states；When wait_indi is set low
When, the state machine is by IDEL state transitions to WRITE states.
Mode of extension by force can also be enabled when also no peripheral hardware signal can provide, allows state machine to be counted, from
And produce the signal for allowing state machine to change.The waiting signal that i.e. peripheral hardware is sent can be substituted with the waiting signal of state machine in itself,
But the effect of substitution is exactly that state can not be waited flexibly, can not comply fully with the write-in deadline of peripheral hardware itself.
Specifically, above-mentioned in mode of extension by force, the selection of extension is more flexible, can be to some independent address
Just period expansion, certain class address can also just be extended, each address can also be extended, while extend
Cycle can also arbitrarily set, and facilitate designer to carry out tentative operation.
4th, IDLE state is not necessarily returned to after above-mentioned conversion is completed, also to be seen in view of AHB running water mode, state machine
Instruction that CPU sent out is examined whether still in running water mode, state machine just sequentially enters corresponding state when instruction is continuous operation
In.Such as：When state machine is in READ states, next instruction instructs for write, then is redirected according to wait_indi signals
To corresponding WRITE states or WRITE_WAIT states.
In summary, state control signal wait_indi is extremely important, and cpu sends operational order and peripheral hardware is also no accurate
When getting ready, peripheral hardware can send not yet ready signal to state machine, and guiding wait_indi set allows state machine to enter and waits shape
State, state machine ready for sending signal can be given again when peripheral hardware is ready, guiding wait_indi resets, while resets wait_st
Signal, now state machine can enter response status, complete the execution of once command.
Please refer to Fig. 5, it is the module frame chart of the transmission control unit based on ahb bus of the embodiment of the present invention 1,
Present invention also offers a kind of transmission control unit based on ahb bus, including receiving module 11, judge module 12 and expanded mode
Block 13.
The receiving module 11, for when CPU sends instruction to peripheral hardware, receiving the working condition of peripheral hardware.Specifically,
CPU, which sends instruction, includes reading instruction and write command, can also send other kinds of instruction.
The judge module 12, response or end etc. are continued waiting for for being made according to the working condition received to CPU
It is to be answered.
The expansion module 13, for when confiscating the working condition of peripheral hardware, being counted according to the clock cycle, working as meter
When numerical value reaches given threshold, then response status are changed.
Transmission control unit in the present embodiment is identical with the realization principle of above-mentioned transfer control method, here therefore does not go to live in the household of one's in-laws on getting married
State.
Embodiment 2
In the present embodiment 2, compared to embodiment 1, embodiment adds an inquiry mechanism.It is specific as follows：
Please refer to Fig. 6, it is the step flow chart of the transfer control method based on ahb bus of the present embodiment 2.This
Embodiment 2 provides a kind of transfer control method based on ahb bus, comprises the following steps：
S21：When CPU sends instruction to peripheral hardware, state machine receives the working condition of peripheral hardware.Specifically, the CPU is sent
Instruction can include reading instruction and write command, also include other kinds of instruction certainly.
S22：State machine makes that to continue waiting for response or end etc. to be answered according to the working condition received to CPU.
S23：When the stand-by period reaching given threshold, pulse signal is sent to peripheral hardware, if receiving peripheral hardware response, is kept
Wait state；If not receiving peripheral hardware response, terminate wait state.
Step S23 belongs to simple inquiry mechanism, and its concrete principle and effect are：When the AHB stand-by period is long, state
Machine can be attempted to send a pulse, if state machine receives the response of slave response during next beat, illustrate slave still
Working, can continue waiting for, otherwise it is assumed that slave no longer works, AHB can be processed into and unsuccessfully reply, so as to help
CPU makes corresponding processing, terminates this communication.
Accordingly please refer to Fig. 7, it is the module frame chart of the transmission control unit of the present embodiment 2.The present embodiment 2 is also
A kind of transmission control unit for being used to realize the above method is provided, it includes：Receiving module 21, judge module 22 and inquiry mould
Block 23.
The receiving module 21, for when CPU sends instruction to peripheral hardware, receiving the working condition of peripheral hardware.Specifically,
CPU, which sends instruction, includes reading instruction and write command, can also send other kinds of instruction.
The judge module 22, response or end etc. are continued waiting for for being made according to the working condition received to CPU
It is to be answered.
The inquiry module 23, for when the stand-by period reaching given threshold, sending pulse signal to peripheral hardware, if receiving
Peripheral hardware response, then remain waiting for state；If not receiving peripheral hardware response, terminate wait state.
Embodiment 3
In the present embodiment 3, compared to embodiment 2, it inquires that mechanism principle is different, and the present embodiment 3 is mainly by direct
The stand-by period is set, it is specific as follows：
Please refer to Fig. 8, it is the step flow chart of the transfer control method of the present embodiment 3.Disclosed in the present embodiment 3
A kind of transfer control method based on ahb bus, comprises the following steps：
S31：When CPU sends instruction to peripheral hardware, state machine receives the working condition of peripheral hardware.Specifically, the CPU is sent
Instruction can include reading instruction and write command, also include other kinds of instruction certainly.
S32：State machine makes that to continue waiting for response or end etc. to be answered according to the working condition received to CPU.
S33：A stand-by period is sent to peripheral hardware, waiting time is judged by peripheral hardware, if can be in the wait
Completion is handled in time, then feeds back approval signal, if completion can not be handled within waiting time, feedback disagrees signal.
In the step S3 of the present embodiment 3, main passage time length inquiry：Because SOC is a complicated system, to locate
Manage many IP response, i.e., AHB state machines are waiting the response of specific peripheral hardware can be tight without that can do other thing if always
Tie down the efficiency of system again.At this moment AHB can attempt to send a state machine acceptable stand-by period, if peripheral hardware is felt
This time can handle need thing to be processed and then reply agreement, otherwise disagree, and such AHB can answer according to what is taken back
Answer and judge that this communication continues still to terminate.
Accordingly referring to Fig. 9, it is the module frame chart of the transmission control unit of the present embodiment 3.The present embodiment 3 also carries
A kind of transmission control unit for being used to realize the above method is supplied, it includes：Receiving module 31, judge module 32 and stand-by period
Setting module 33.
The receiving module 31, for when CPU sends instruction to peripheral hardware, receiving the working condition of peripheral hardware.Specifically,
CPU, which sends instruction, includes reading instruction and write command, can also send other kinds of instruction.
The judge module 32, response or end etc. are continued waiting for for being made according to the working condition received to CPU
It is to be answered.
The stand-by period setting module 33, for sending a stand-by period to peripheral hardware, by peripheral hardware to waiting time
Judged, if completion can be handled within waiting time, approval signal is fed back, if can not be completed within waiting time
Processing, then feed back and disagree signal.
Compared to prior art, the present invention first of the invention follows the protocol requirement of ahb bus, and secondly the present invention is reserved certainly
Signal is adapted to, for receiving the working condition of peripheral hardware, so as to adjust the response status of itself, realizes height adaptive.
Further, the present invention carries expanded period and enabled, and can enable to enter by force by extending when no peripheral hardware is asked
Row period expansion, this way can help designer to carry out experimental operation in the elementary step of design.
Further, it is contemplated that more complicated situation in practical application, peripheral hardware for a long time do not reply be probably the peripheral hardware
No longer work, or wait obtain very much response long may be nonsensical, at this time just need corresponding treatment mechanism, it is main
An interrogation pulse can be transmitted in machine, if next clock have received peripheral hardware response and illustrate that the peripheral hardware is still working, can continue
Wait；It can be handled if not replying as error, exempt the wait of main frame；If main frame is unwilling to wait too
Long, then series of pulses can be transmitted in main frame, informs the time that slave can only wait, when main frame waits corresponding if slave is agreed to
Between, otherwise immediately terminate.
Above-described embodiment is the preferable embodiment of the present invention, but embodiments of the present invention are not by above-described embodiment
Limitation, other any Spirit Essences without departing from the present invention with made under principle change, modification, replacement, combine, simplification,
Equivalent substitute mode is should be, is included within protection scope of the present invention.
Claims (10)
- A kind of 1. transfer control method based on ahb bus, it is characterised in that：Comprise the following steps：When CPU sends instruction to peripheral hardware, the working condition of peripheral hardware is received；Make to CPU that to continue waiting for response or end etc. to be answered according to the working condition received.
- 2. the transfer control method based on ahb bus according to claim 1, it is characterised in that：Also include step：When confiscating To peripheral hardware working condition when, counted according to the clock cycle, when count value reaches given threshold, then change response shape State.
- 3. the transfer control method based on ahb bus according to claim 1, it is characterised in that：Also include step：Work as wait When time reaches given threshold, pulse signal is sent to peripheral hardware, if receiving peripheral hardware response, remains waiting for state；If do not receive To peripheral hardware response, then terminate wait state.
- 4. the transfer control method based on ahb bus according to claim 1, it is characterised in that：Also include step：Send one The individual stand-by period to peripheral hardware, is judged waiting time, if completion can be handled within waiting time, instead by peripheral hardware Approval signal is presented, if completion can not be handled within waiting time, feedback disagrees signal.
- 5. the transfer control method based on ahb bus according to claim 1, it is characterised in that：The instruction that the CPU is sent Including reading instruction and write command.
- A kind of 6. transmission control unit based on ahb bus, it is characterised in that：IncludingReceiving module, for when CPU sends instruction to peripheral hardware, receiving the working condition of peripheral hardware；Judge module, for being made according to the working condition that receives to CPU, to continue waiting for response or end etc. to be answered.
- 7. the transmission control unit based on ahb bus according to claim 6, it is characterised in that：Also include expansion module, use In when confiscating the working condition of peripheral hardware, counted according to the clock cycle, when count value reaches given threshold, then changed Response status.
- 8. the transmission control unit based on ahb bus according to claim 6, it is characterised in that：Also include inquiry module, use When given threshold is reached when the stand-by period, pulse signal is sent to peripheral hardware, if receiving peripheral hardware response, remains waiting for state； If not receiving peripheral hardware response, terminate wait state.
- 9. the transmission control unit based on ahb bus according to claim 6, it is characterised in that：Also set including the stand-by period Cover half block, for sending a stand-by period to peripheral hardware, waiting time is judged by peripheral hardware, if can be in the wait Interior completion processing, then feed back approval signal, if completion can not be handled within waiting time, feedback disagrees signal.
- 10. the transmission control unit based on ahb bus according to claim 6, it is characterised in that：The cpu instruction includes Reading instruction and write command.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710823697.6A CN107832239A (en) | 2017-09-13 | 2017-09-13 | A kind of transfer control method and device based on ahb bus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710823697.6A CN107832239A (en) | 2017-09-13 | 2017-09-13 | A kind of transfer control method and device based on ahb bus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107832239A true CN107832239A (en) | 2018-03-23 |
Family
ID=61643827
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710823697.6A Pending CN107832239A (en) | 2017-09-13 | 2017-09-13 | A kind of transfer control method and device based on ahb bus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107832239A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2021120623A1 (en) * | 2019-12-15 | 2021-06-24 | 苏州浪潮智能科技有限公司 | Data transmission method and apparatus, and related assembly |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101266589A (en) * | 2008-04-18 | 2008-09-17 | 北京佳讯飞鸿电气股份有限公司 | Method for processor accessing external equipment and device thereof |
| CN101458671A (en) * | 2008-11-28 | 2009-06-17 | 福建星网锐捷网络有限公司 | Peripheral access control method, apparatus and system |
| CN101989191A (en) * | 2010-10-22 | 2011-03-23 | 中国航天科技集团公司第九研究院第七七一研究所 | Realizing method of multi-Ready input CPU (central processing unit) |
-
2017
- 2017-09-13 CN CN201710823697.6A patent/CN107832239A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101266589A (en) * | 2008-04-18 | 2008-09-17 | 北京佳讯飞鸿电气股份有限公司 | Method for processor accessing external equipment and device thereof |
| CN101458671A (en) * | 2008-11-28 | 2009-06-17 | 福建星网锐捷网络有限公司 | Peripheral access control method, apparatus and system |
| CN101989191A (en) * | 2010-10-22 | 2011-03-23 | 中国航天科技集团公司第九研究院第七七一研究所 | Realizing method of multi-Ready input CPU (central processing unit) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2021120623A1 (en) * | 2019-12-15 | 2021-06-24 | 苏州浪潮智能科技有限公司 | Data transmission method and apparatus, and related assembly |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6981088B2 (en) | System and method of transferring data words between master and slave devices | |
| DE112011103225B4 (en) | Circuit device, system and method with chokes of an integrated connection | |
| CN108255754B (en) | A kind of I3C main equipment of compatible I2C, I3C master-slave equipment communication system and method | |
| CN110635982B (en) | Double-host communication method and system on communication bus, industrial control gateway and storage medium | |
| CN110968352B (en) | Reset system and server system of PCIE equipment | |
| CN109308030A (en) | A kind of servo drive control system based on EtherCAT bus | |
| CN104899170A (en) | Distributed intelligent platform management bus (IPMB) connection method and ATCA (Advanced Telecom Computing Architecture) machine frame | |
| CN108959139A (en) | A kind of CPLD pin multiplexing method and device | |
| CN104009976A (en) | Real-time communication method and equipment used among multiple main station systems | |
| CN107255961A (en) | A kind of intelligent wireless oscillograph of efficient data interaction | |
| CN112948124B (en) | Acceleration task processing method, device, equipment and readable storage medium | |
| CN107832239A (en) | A kind of transfer control method and device based on ahb bus | |
| CN116431558B (en) | AXI protocol-based request response method, device, system and medium | |
| CN113658351A (en) | Product production method and device, electronic equipment and storage medium | |
| CN103995789B (en) | A kind of direct memory access realizes system and method | |
| CN108390807A (en) | A kind of SCM Based multi computer communication method | |
| CN1964286B (en) | A master control device with double CPU | |
| CN219574799U (en) | Multi-bus bridge based on AMBA bus and system on chip thereof | |
| CN112256624A (en) | DMA communication device, chip, equipment and method for high-speed interconnection network interface chip | |
| DE60211874T2 (en) | Arrangement of two devices connected by a crossover switch | |
| DE10057794B4 (en) | Method for data transactions between control chip sets | |
| CN104836710A (en) | Method and apparatus based on one-master with multi-slaves communication of distributed system | |
| CN106603188A (en) | Frequency converter interface device | |
| CN101458671B (en) | Peripheral access control method, apparatus and system | |
| CN110659236B (en) | AXI bus transmission device capable of autonomously replying write response |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180323 |
|
| RJ01 | Rejection of invention patent application after publication |