CN107820142B - Single-die optical switch structure based on high-density memory - Google Patents
Single-die optical switch structure based on high-density memory Download PDFInfo
- Publication number
- CN107820142B CN107820142B CN201711348226.0A CN201711348226A CN107820142B CN 107820142 B CN107820142 B CN 107820142B CN 201711348226 A CN201711348226 A CN 201711348226A CN 107820142 B CN107820142 B CN 107820142B
- Authority
- CN
- China
- Prior art keywords
- optical
- storage
- electrical
- conversion module
- message
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
- H04Q11/0003—Details
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
- H04Q11/0005—Switch and router aspects
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
- H04Q11/0062—Network aspects
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
- H04Q11/0005—Switch and router aspects
- H04Q2011/0007—Construction
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Optical Communication System (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Abstract
The invention provides a single-die optical switching structure based on a high-density memory, aiming at the problems of limited expandability of a switching chip and high arbitration complexity of the existing Corona structure along with the increase of network orders. The MWMR optical switching structure is split into the MWSR optical switching structure and the SWMR optical switching structure, so that the input port and the output port are separated; meanwhile, the on-chip hierarchical optical switching is realized by utilizing the high-density memory, and the storage control logic is utilized to quickly read and load the data from the high-density memory to the SWMR optical switching network, so that the complete data switching from the input port to the output port is realized, the arbitration complexity of the optical switching network is reduced, and the expandability of a switching chip is improved.
Description
Technical field
The invention belongs to high-performance computer system interference networks fields, especially to being applied to high-performance computer system
Interconnect the exchange chip structure in subsystem.
Background technique
As big data analysis, machine learning, large scale business optimizing application etc. are applied in high-performance computer (High
Performance Computing, HPC) operation demand in system, building is deposited for distributed computing core in HPC system
The interconnected network system for storing up resource high-efficiency communication becomes the task of top priority.Such efficient interconnections network structure will connect a large amount of logical
Believe that node, each node there will be the demands such as high bandwidth, high computing capability, high parallel, to power consumption, scalability, performance, reliable
The indexs such as property propose severe challenge.On the other hand, the development of HPC system in parallel, so that its performance boost increasingly relies on
High-speed communication between node provides the general interconnecting network of high bandwidth, low latency as HPC system for the node of such big quantity
The bottleneck of design.
D.Vantrease et al. proposes light exchange crossbar fabric [Vantrease D etc. of referred to as Corona
.Corona:System implications of emerging Nano photonic technology (Corona: emerging
Nano-silicon light technology and its system are realized) .ISCA.2008].As shown in Figure 1, Corona structure includes 64 network nodes, number
It is made of according to transmission network 256 optical waveguides, every optical waveguide includes 64 wavelength, and the light source that optical signals are located at outside piece mentions
For then by separator, optical signal is split into every optical waveguide, at each network node, is made of micro-ring resonant ring
Modulator and detector be responsible for data-signal optical electrical and electrical/optical conversion, this kind of networks be referred to as channel guidance light net
Network.64 network nodes are evenly distributed on exchange chip, and optical waveguide passes through all nodes, S type light wave by S type cabling mode
It leads comprising 256 optical waveguides in total, wherein each network node includes that 4 proprietary read channels pass through at each network node
Electric signal is modulated into optical signal by one group of modulator, and by optical waveguide by message transmissions to destination node, in destination node, then
Electric signal is converted optical signals by the optical detector that one group of light micro-loop forms.
In the light Crossbar interconnection network architecture guided using Corona as the channel of representative, message passes through by wavelength division multiplex
The optical network path that the optical waveguide of multiplexing is realized carries out the transmission of point-to-point.It therefore, is mainly exactly for net to the control of optical-fiber network
It is arbitrated in network channel.As shown in Fig. 2, Crossbar optical network structure can be divided into three classes according to the difference that channel is arranged, point
Not Wei single-write and multiple-read (Single Write Multiple Read, SWMR), write single reading (Multiple Write Single more
Read, MWSR) and write more and read (Multiple Write Multiple Read, MWMR) more.In SWMR structure, each input
Port (write port) possesses proprietary write access, can write data to all output ports (read port), therefore, read port it
Between there are channel competitions, the arbitration of channel at this time is the channel competition solved between read port；In MWSR structure, with SWMR
On the contrary, arbitration algorithm need to be to solve the channel competition of write port.And in MWMR structure, need to solve simultaneously read port and
The competition of write port.
Using Corona as the silicon optical-fiber network based on crossbar fabric of representative, network topology rule realizes network
Node it is totally interconnected, have high bandwidth, the characteristics such as low latency, become optical interconnection network design mainstream.It is tied based on Crossbar
The optical interconnection network of structure, which generally uses single-write and multiple-read or writes the mode singly read more, to carry out data transmission.It will appear all ports
The situation of contention shared data bus, therefore, the resolving strategy of optical interconnection network become the bottleneck for influencing optical interconnection network performance.
Using token stream as a variety of optical interconnection network resolving strategies of representative, although can guarantee the high-throughput of optical-fiber network, control
Logic processed is excessively complicated, and the slight errors of arbitrated logic will lead to the massive losses of whole network function, especially towards high-order
When network, the complexity of arbitrated logic increases exponentially grade, this can expand for towards next-generation high-order exchange network
Malleability faces a severe challenge.Moreover, as exchange network order is continuously increased, the optical interconnection network knot of the optical channel guidance of mainstream
In structure, the length of optical waveguide and the number of micro-ring resonant ring and rapid growth, while a large amount of lightguide cross can be generated, all make
It obtains Inherent advantage of the on-chip optical interconnection exchange network in power consumption and delay gradually to disappear, therefore, the hardware of Corona structure is opened
Pin and logical complexity are very high, in the silicon light high-order switching fabric based on Corona structure, the interconnection complexity of exchange network,
And chip port layout etc. faces the difficulty further expanded.Therefore, it then follows traditional chip mentality of designing carries out next-generation
The design of high-order exchange network and exchange chip faces bottleneck.
The fast development of memory technology, so that the storage resource of on piece has biggish redundancy compared on piece interconnection resource
Degree, especially high density, Gao Zikuan novel memory devices appearance so that on piece storage have high access speed, high integration
The features such as, it can satisfy demand of the exchange network to performances such as bandwidth, delays, for this purpose, providing using on piece high speed storing abundant
Source substitutes complicated switch network architecture, the on piece high-order exchange network centered on high-density storage is constructed, to solve
The expansible bottleneck of on piece switching fabric helps to realize further expanding for high-order exchange chip design.
Summary of the invention
The present invention provides a kind of single bare die optical exchange structure based on high-density storage, it is therefore an objective to overcome existing Corona
Structure leads to limited scalability as network order increases and MWMR optical exchange structure arbitrates the high problem of complexity, is based on
The thought of switching fabric input/output port isolation, by the way that MWMR optical exchange structure is split into two light exchanges of MWSR and SWMR
Structure realizes the separation of input port and output port；Meanwhile increasing storage input into the optical exchange structure of Corona structure
Buffering, store control logic, high-density storage and storage output buffering are deposited using wide novel of high density, high read-write word
Reservoir realizes on piece hierarchical optical switch, after data pass through MWSR optical switching network from input port, is stored using high density
It is temporary that device carries out data, and utilizes store control logic, quickly reads from high-density storage, and is loaded into the exchange of SWMR light
Network to realize the completely data exchange from input port to output port, and then is constructed one kind and is stored with high density
Device is that the multiport light of core exchanges bare die.
Technical solution is as follows:
Single bare die optical exchange structure based on high-density storage, which is characterized in that including N number of input port, N number of electricity/
Light conversion module, storage input optical switching network, storage input buffering, store control logic, high-density storage store defeated
It buffers out, storage output optical switching network, N number of optical electrical conversion module and N number of output port；N is integer, preferably 2 power
Secondary, 1≤i≤N, i are integer；N number of input port is denoted as the 1st input port IN1..., the i-th input port INi..., N
Input port INN；N number of electrical/optical conversion module is denoted as the 1st electrical/optical conversion module E/O1..., the i-th electrical/optical conversion module E/
Oi..., N electrical/optical conversion module E/ON；N number of optical electrical conversion module is denoted as the 1st optical electrical conversion module O/E1...,
I optical electrical conversion module O/Ei..., N optical electrical conversion module O/EN；N number of output port is denoted as the 1st output port
OUT1..., the i-th output port OUTi..., N output port OUTN；
I-th input port is connected with the i-th electrical/optical conversion module, and message is converted by the i-th input port into the i-th electrical/optical
Module；
I-th electrical/optical conversion module is connected with the i-th input port, storage input optical switching network respectively；The conversion of i-th electrical/optical
Module receives message from the i-th input port, and message is converted into optical signal by electric signal after progress electrical/optical conversion, message is passed
It is defeated by storage input optical switching network；
Storage input optical switching network respectively with the 1st electrical/optical conversion module ..., the i-th electrical/optical conversion module ...,
N electrical/optical conversion module, storage input buffering be connected, from the 1st electrical/optical conversion module ..., the i-th electrical/optical modulus of conversion
Block ..., N electrical/optical conversion module receive message, from the 1st electrical/optical conversion module ..., the i-th electrical/optical modulus of conversion
Block ..., N electrical/optical conversion module arbitrate out s electrical/optical conversion module, s is integer, and 1≤s≤N obtains optical channel and writes power
The s electrical/optical conversion module of limit, by message transmissions to storage input buffering；
Storage input buffering is connected with storage input optical switching network, store control logic, high-density storage respectively；
Storage input buffering receives and caches message from storage input optical switching network, meanwhile, by the destination slogan P_dest of message
It is sent to store control logic, receives after the message write address W_addr that store control logic returns, message is write
Enter high-density storage；
Store control logic is connected with storage input buffering, high-density storage respectively；Store control logic is one
A software module, using the data storage cell of the storage unit tissue mode tissue high-density storage of dynamical output queue；
Store control logic is single for the idle storage of message distribution after the destination slogan P_dest that storage inputs that buffering receives message
Member, and the address W_addr of free memory locations is returned into storage input buffering；On the other hand, it in each clock cycle, deposits
Memory control logic generates a read address R_addr and is transferred to high-density storage；
High-density storage is connected with store control logic, storage input buffering, storage output buffering respectively；High density
Memory receives R_addr from store control logic, and message is read out to storage output buffering according to R_addr；When each
The clock period will buffer received message from storage input and high-density storage is written in message according to write address W_addr；
Storage output buffering is connected with high-density storage, storage output optical switching network；Storage output is buffered from highly dense
Degree memory receives and caches message, and waits and export optical switching network for message transmissions to purpose output port by storage；
Storage output optical switching network respectively with storage output buffering, the 1st optical electrical conversion module ..., the i-th optical electrical turn
Change the mold block ..., N optical electrical conversion module be connected；Storage output optical switching network exports buffering from storage and receives message, from
1st optical electrical conversion module ..., the i-th optical electrical conversion module ..., N optical electrical conversion module arbitrate out m optical electrical turn
Block is changed the mold, m is integer, and 1≤m≤N gives message transmissions to m optical electrical conversion module；
I-th optical electrical conversion module is connected with storage output optical switching network, the i-th output port；From storage output light exchange
After network receives message, optical electrical conversion is carried out, the message that then will convert into electric signal submits to the i-th output port；
I-th output port is connected with the i-th optical electrical conversion module；I-th output port will be received from the i-th optical electrical conversion module
Message export into network, complete entire exchange process.
As the further improvement of technical solution of the present invention, the storage input optical switching network is taken based on writes single reading more
The light Crossbar switch network architecture of MWSR strategy realizes that N number of input port is arbitrated based on the 2-pass strategy of token slot and calculated
Method contention shares writing light guide.
The storage output optical switching network is realized based on the light Crossbar exchange network of single-write and multiple-read SWMR；It singly writes more
The channel arbitration for reading optical-fiber network is transmitted in message by optical waveguide using the booking-mechanism based on broadcast destination address information
Before, the destination slogan of message is notified to all output ports by broadcast channel, if destination slogan and receiving port
Inconsistent, then the optical electrical conversion module at receiving port is all closed, and otherwise, optical electrical conversion module is opened, to receive report
Text.
The store control logic is a software module, and store control logic is that each output port configures one
FIFO chained list, including a head pointer Phead, tail pointer Ptail, the corresponding storage address M of list item storage of chained listaddr, and refer to
To the pointer P of next list itemnext；Store control logic receives the destination slogan P_ of message from storage input buffering
After dest, apply for a writing address W_addr from idle storage address, construct a new catena using address information,
The writing address pointer that the data field storage of catena is newly applied, and next list item pointer P of catenanextFor sky；?
FIFO chained list adds the P of the last one list item before new catenanextPointer is directed toward the catena being newly added, meanwhile, modification
The tail pointer of chained list makes it be directed toward the list item being newly added, to complete the writing process of entire message data；On the other hand, often
When a clock cycle arrives, catena address that linked list head message is directed toward by store control logic as read address R_addr,
It is sent to high-density storage, and corresponding catena is deleted from chained list, that is, modifies the head pointer of chained list, under being directed toward it
One catena, meanwhile, the corresponding address space of release read address.
The 1st optical electrical conversion module ..., the i-th optical electrical conversion module ..., N optical electrical conversion module by
Detector is realized.
The 1st electrical/optical conversion module ..., the i-th electrical/optical conversion module ..., N electrical/optical conversion module by
The modulator of micro-ring resonant ring composition is realized.
Compared with prior art, the present invention is based on the beneficial effects of single bare die optical exchange structure of high-density storage is:
● the present invention is by splitting into two optical exchange structures of MWSR and SWMR, by shared light for MWMR optical exchange structure
Channel is substituted for the simpler proprietary optical channel of two groups of structures, by more short light guide and micro-loop quantity, realizes input
The separation of port and output port simplifies the logic and arbitration complexity of switching fabric.
● the presence of multiport memory module, to realize that on piece hierarchical optical switch is provided convenience, in data from input terminal
Mouth passes through after MWSR optical switching network, and it is temporary to carry out data using multiport memory module, and utilizes and store control logic, from
Memory is quickly read, and is loaded into SWMR optical switching network, to realize the completely number from input port to output port
According to exchange；High access speed and high word based on high-density storage are wide, simplify exchange network design, improving exchange chip can
Scalability.
Detailed description of the invention
Fig. 1 is background technique Corona light exchange crossbar fabric figure；
Fig. 2 is three kinds of arbitration schematic diagrams of background technique Crossbar network；
Fig. 3 is single bare die optical exchange structure logic chart the present invention is based on high-density storage.
Specific embodiment
Fig. 1 is background technique Corona light exchange crossbar fabric figure.Corona structure includes 64 network nodes, number
It is made of according to transmission network 256 optical waveguides, every optical waveguide includes 64 wavelength, and the light source that optical signals are located at outside piece mentions
For then by separator, optical signal is split into every optical waveguide, at each network node, is made of micro-ring resonant ring
Modulator and detector be responsible for data-signal optical electrical and electrical/optical conversion, this kind of networks be referred to as channel guidance light net
Network.64 network nodes uniformly respectively on exchange chip, optical waveguide by S type cabling mode by all nodes, comprising total
Totally 256 optical waveguides, wherein each network node includes that 4 proprietary read channels pass through one group of modulation at each network node
Electric signal is modulated into optical signal by device, and by optical waveguide by message transmissions to destination node, in destination node, then passes through one group
The optical detector of light micro-loop composition converts optical signals into electric signal.
Fig. 2 is three kinds of arbitration schematic diagrams of background technique Crossbar network；Draw by the channel of representative of Corona
In the light Crossbar interconnection network architecture led, message by by Wave division multiplexing optical waveguide realization optical network path into
The transmission of row point-to-point.It therefore, is mainly exactly to be arbitrated for network channel to the control of optical-fiber network.Not according to channel setting
Together, above-mentioned Crossbar optical network structure can be divided into three classes, respectively single-write and multiple-read (Single Write Multiple
Read, SWMR), write single reading (Multiple Write Single Read, MWSR) more and write more and read (Multiple Write more
Multiple Read, MWMR).In SWMR structure, each input port (write port) possesses proprietary write access, can be to
All output ports (read port) write data, and therefore, there are channel competitions between read port, and channel arbitration at this time is solution
The certainly channel competition between read port；In MWSR structure, with SWMR on the contrary, arbitration algorithm need to be to solve the logical of write port
Road competition.And in MWMR structure, need to solve the competition of read port and write port simultaneously.
Fig. 3 is single bare die optical exchange structure logic chart the present invention is based on high-density storage.Based on high-density storage
Single bare die optical exchange structure, which is characterized in that including N number of input port, N number of electrical/optical conversion module, storage input light exchange
Network, storage input buffering, store control logic, high-density storage, storage output buffering, storage output optical exchange network
Network, N number of optical electrical conversion module and N number of output port；N is integer, and preferably 2 power, 1≤i≤N, i are integer；It is N number of defeated
Inbound port is denoted as the 1st input port IN1..., the i-th input port INi..., N input port INN；N number of electrical/optical conversion
Module is denoted as the 1st electrical/optical conversion module E/O1..., the i-th electrical/optical conversion module E/Oi..., N electrical/optical conversion module
E/ON；N number of optical electrical conversion module is denoted as the 1st optical electrical conversion module O/E1..., the i-th optical electrical conversion module O/Ei、……、
N optical electrical conversion module O/EN；N number of output port is denoted as the 1st output port OUT1..., the i-th output port
OUTi..., N output port OUTN；
I-th input port is connected with the i-th electrical/optical conversion module, and message is converted by the i-th input port into the i-th electrical/optical
Module；
I-th electrical/optical conversion module is connected with the i-th input port, storage input optical switching network respectively；The conversion of i-th electrical/optical
Module receives message from the i-th input port, and message is converted into optical signal by electric signal after progress electrical/optical conversion, message is passed
It is defeated by storage input optical switching network；
Storage input optical switching network respectively with the 1st electrical/optical conversion module ..., the i-th electrical/optical conversion module ...,
N electrical/optical conversion module, storage input buffering be connected, from the 1st electrical/optical conversion module ..., the i-th electrical/optical modulus of conversion
Block ..., N electrical/optical conversion module receive message, from the 1st electrical/optical conversion module ..., the i-th electrical/optical modulus of conversion
Block ..., N electrical/optical conversion module arbitrate out s electrical/optical conversion module, s is integer, and 1≤s≤N obtains optical channel and writes power
The s electrical/optical conversion module of limit, by message transmissions to storage input buffering；
Storage input buffering is connected with storage input optical switching network, store control logic, high-density storage respectively；
Storage input buffering receives and caches message from storage input optical switching network, meanwhile, by the destination slogan P_dest of message
It is sent to store control logic, receives after the message write address W_addr that store control logic returns, message is write
Enter high-density storage；
Store control logic is connected with storage input buffering, high-density storage respectively；Store control logic is one
A software module, using the data storage cell of the storage unit tissue mode tissue high-density storage of dynamical output queue；
Store control logic is single for the idle storage of message distribution after the destination slogan P_dest that storage inputs that buffering receives message
Member, and the address W_addr of free memory locations is returned into storage input buffering；On the other hand, it in each clock cycle, deposits
Memory control logic generates a read address R_addr and is transferred to high-density storage；
High-density storage is connected with store control logic, storage input buffering, storage output buffering respectively；High density
Memory receives R_addr from store control logic, and message is read out to storage output buffering according to R_addr；When each
The clock period will buffer received message from storage input and high-density storage is written in message according to write address W_addr；
Storage output buffering is connected with high-density storage, storage output optical switching network；Storage output is buffered from highly dense
Degree memory receives and caches message, and waits and export optical switching network for message transmissions to purpose output port by storage；
Storage output optical switching network respectively with storage output buffering, the 1st optical electrical conversion module ..., the i-th optical electrical turn
Change the mold block ..., N optical electrical conversion module be connected；Storage output optical switching network exports buffering from storage and receives message, from
1st optical electrical conversion module ..., the i-th optical electrical conversion module ..., N optical electrical conversion module arbitrate out m optical electrical turn
Block is changed the mold, m is integer, and 1≤m≤N gives message transmissions to m optical electrical conversion module；
I-th optical electrical conversion module is connected with storage output optical switching network, the i-th output port；From storage output light exchange
After network receives message, optical electrical conversion is carried out, the message that then will convert into electric signal submits to the i-th output port；
I-th output port is connected with the i-th optical electrical conversion module；I-th output port will be received from the i-th optical electrical conversion module
Message export into network, complete entire exchange process.
It should be noted last that the above examples are only used to illustrate the technical scheme of the present invention and are not limiting, although ginseng
It is described the invention in detail according to preferred embodiment, those skilled in the art should understand that, it can be to the present invention
Technical solution be modified or replaced equivalently, without departing from the spirit and scope of the technical solution of the present invention.
Claims (7)
1. single bare die optical exchange structure based on high-density storage, which is characterized in that including N number of input port, N number of electrical/optical
Conversion module, storage input optical switching network, storage input buffering, store control logic, high-density storage, storage output
Buffering, storage output optical switching network, N number of optical electrical conversion module and N number of output port；N is integer, and 1≤i≤N, i are whole
Number；N number of input port is denoted as the 1st input port IN1..., the i-th input port INi..., N input port INN；It is N number of
Electrical/optical conversion module is denoted as the 1st electrical/optical conversion module E/O1..., the i-th electrical/optical conversion module E/Oi..., N electrical/optical
Conversion module E/ON；N number of optical electrical conversion module is denoted as the 1st optical electrical conversion module O/E1..., the i-th optical electrical conversion module O/
Ei..., N optical electrical conversion module O/EN；N number of output port is denoted as the 1st output port OUT1..., the i-th output port
OUTi..., N output port OUTN；
I-th input port is connected with the i-th electrical/optical conversion module, and message enters the i-th electrical/optical modulus of conversion by the i-th input port
Block；
I-th electrical/optical conversion module is connected with the i-th input port, storage input optical switching network respectively；I-th electrical/optical conversion module
Message is received from the i-th input port, message is converted into optical signal by electric signal after progress electrical/optical conversion, message transmissions are given
Storage input optical switching network；
Storage input optical switching network respectively with the 1st electrical/optical conversion module ..., the i-th electrical/optical conversion module ..., N
Electrical/optical conversion module, storage input buffering be connected, from the 1st electrical/optical conversion module ..., the i-th electrical/optical conversion module ...,
N electrical/optical conversion module receive message, from the 1st electrical/optical conversion module ..., the i-th electrical/optical conversion module ..., N electricity/
Light conversion module arbitrates out s electrical/optical conversion module, and s is integer, and 1≤s≤N obtains the s electrical/optical turn of optical channel write permission
Block is changed the mold, by message transmissions to storage input buffering；
Storage input buffering is connected with storage input optical switching network, store control logic, high-density storage respectively；Storage
Input buffering receives and caches message from storage input optical switching network, meanwhile, the destination slogan P_dest of message is sent
It to store control logic, receives after the message write address W_addr that store control logic returns, message is written high
Density memory；
Store control logic is connected with storage input buffering, high-density storage respectively；Store control logic is one soft
Part module, using the data storage cell of the storage unit tissue mode tissue high-density storage of dynamical output queue；Storage
Device control logic distributes free memory locations after the destination slogan P_dest that storage inputs that buffering receives message, for message,
And the address W_addr of free memory locations is returned into storage input buffering；On the other hand, in each clock cycle, memory
Control logic generates a read address R_addr and is transferred to high-density storage；
High-density storage is connected with store control logic, storage input buffering, storage output buffering respectively；High density storage
Device receives R_addr from store control logic, and message is read out to storage output buffering according to R_addr；In each clock week
Phase will buffer received message from storage input and high-density storage is written in message according to write address W_addr；
Storage output buffering is connected with high-density storage, storage output optical switching network；Storage output buffering is deposited from high density
Reservoir receives and caches message, and waits and export optical switching network for message transmissions to purpose output port by storage；
Storage output optical switching network respectively with storage output buffering, the 1st optical electrical conversion module ..., the i-th optical electrical modulus of conversion
Block ..., N optical electrical conversion module be connected；Storage output optical switching network exports buffering from storage and receives message, from the 1st
Optical electrical conversion module ..., the i-th optical electrical conversion module ..., N optical electrical conversion module arbitrate out m optical electrical modulus of conversion
Block, m are integer, and 1≤m≤N gives message transmissions to m optical electrical conversion module；
I-th optical electrical conversion module is connected with storage output optical switching network, the i-th output port；Optical switching network is exported from storage
After receiving message, optical electrical conversion is carried out, the message that then will convert into electric signal submits to the i-th output port；
I-th output port is connected with the i-th optical electrical conversion module；I-th output port will be from the i-th received report of optical electrical conversion module
Text output completes entire exchange process into network.
2. single bare die optical exchange structure based on high-density storage as described in claim 1, which is characterized in that the storage
Input optical switching network is taken based on writes single light Crossbar switch network architecture realization for reading MWSR strategy, N number of input terminal more
2-pass strategy arbitration algorithm contention of the mouth based on token slot shares writing light guide.
3. single bare die optical exchange structure based on high-density storage as described in claim 1, which is characterized in that the storage
Optical switching network is exported to realize based on the light Crossbar exchange network of single-write and multiple-read SWMR；The channel of single-write and multiple-read optical-fiber network is secondary
It cuts out, it, i.e., will by broadcast channel before message is transmitted by optical waveguide using the booking-mechanism based on broadcast destination address information
The destination slogan of message is notified to all output ports, if destination slogan is inconsistent with receiving port, receiving port
The optical electrical conversion module at place is all closed, and otherwise, optical electrical conversion module is opened, to receive message.
4. single bare die optical exchange structure based on high-density storage as described in claim 1, which is characterized in that the storage
Device control logic is a software module, and store control logic is that each output port configures a FIFO chained list, including one
A head pointer Phead, tail pointer Ptail, the corresponding storage address M of list item storage of chained listaddr, and it is directed toward next list item
Pointer Pnext；Store control logic is deposited after the destination slogan P_dest that storage input buffering receives message from the free time
It stores up and applies for a writing address W_addr in address, construct a new catena, the data field of catena using address information
The writing address pointer that storage is newly applied, and next list item pointer P of catenanextFor sky；New chain is added in FIFO chained list
The P of the last one list item before list itemnextPointer is directed toward the catena being newly added, meanwhile, the tail pointer of chained list is modified, it is made
It is directed toward the list item being newly added, to complete the writing process of entire message data；On the other hand, when each clock cycle arrives,
The catena address that linked list head message is directed toward by store control logic is sent to high density storage as read address R_addr
Device, and corresponding catena is deleted from chained list, that is, the head pointer of chained list is modified, it is made to be directed toward next catena, meanwhile,
Discharge the corresponding address space of read address.
5. single bare die optical exchange structure based on high-density storage as described in any one of Claims 1-4, feature
Be, the 1st optical electrical conversion module ..., the i-th optical electrical conversion module ..., N optical electrical conversion module is by detection
Device is realized.
6. single bare die optical exchange structure based on high-density storage as described in any one of Claims 1-4, feature
Be, the 1st electrical/optical conversion module ..., the i-th electrical/optical conversion module ..., N electrical/optical conversion module is by micro-loop
The modulator of resonant ring composition is realized.
7. single bare die optical exchange structure based on high-density storage as described in any one of Claims 1-4, feature
It is, the power that N is 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711348226.0A CN107820142B (en) | 2017-12-15 | 2017-12-15 | Single-die optical switch structure based on high-density memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711348226.0A CN107820142B (en) | 2017-12-15 | 2017-12-15 | Single-die optical switch structure based on high-density memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107820142A CN107820142A (en) | 2018-03-20 |
| CN107820142B true CN107820142B (en) | 2019-03-22 |
Family
ID=61606061
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711348226.0A Active CN107820142B (en) | 2017-12-15 | 2017-12-15 | Single-die optical switch structure based on high-density memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107820142B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109240829B (en) * | 2018-08-29 | 2021-02-02 | 盛科网络（苏州）有限公司 | Method and device for applying for exchanging chip and managing exclusive resource |
| CN109697032B (en) * | 2018-12-19 | 2022-01-07 | 中国人民解放军国防科技大学 | Physical address aware solid-state disk request scheduling method and device |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1742512A (en) * | 2002-12-04 | 2006-03-01 | 康宁股份有限公司 | Fast-switching scalable optical interconnection design with fast contention resolution |
| CN101771900B (en) * | 2008-12-26 | 2012-12-19 | 中兴通讯股份有限公司 | eNB optical switching device and method |
| US9874690B2 (en) * | 2013-10-04 | 2018-01-23 | Globalfoundries Inc. | Integrated waveguide structure with perforated chip edge seal |
| WO2015100636A1 (en) * | 2013-12-31 | 2015-07-09 | 华为技术有限公司 | Annular optical buffer and optical signal storage and reading method |
| EP3296781B1 (en) * | 2015-06-12 | 2019-03-13 | Huawei Technologies Co. Ltd. | On-chip optical interconnection structure and network |
-
2017
- 2017-12-15 CN CN201711348226.0A patent/CN107820142B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN107820142A (en) | 2018-03-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108111930B (en) | Multi-bare-chip high-order optical switching structure based on high-density memory | |
| Blumenthal et al. | Photonic packet switches: Architectures and experimental implementations | |
| US6763426B1 (en) | Cascadable content addressable memory (CAM) device and architecture | |
| WO2021207919A1 (en) | Controller, storage device access system, electronic device and data transmission method | |
| Wu et al. | UNION: A unified inter/intrachip optical network for chip multiprocessors | |
| US7840136B1 (en) | Low-latency switch using optical and electrical proximity communication | |
| US10185085B2 (en) | On-chip optical interconnection structure and network | |
| CN107820142B (en) | Single-die optical switch structure based on high-density memory | |
| CN104778025B (en) | The circuit structure of pushup storage based on random access storage device | |
| CN110247970B (en) | Dynamic sharing buffer device for interconnected chips | |
| CN102866980B (en) | Network communication cell used for multi-core microprocessor on-chip interconnected network | |
| CN111698583B (en) | On-chip optical switching network architecture and routing algorithm for wavelength-mode hybrid multiplexing | |
| CN102780936B (en) | Optical on-chip network system of non-blocking communication and communication method thereof | |
| WO2002093843A1 (en) | Router | |
| CN105635861B (en) | Storage interconnection optical-fiber network framework and its communication means based on micro-ring resonator | |
| CN109800195A (en) | A kind of fibre channel adapter and data transmission method based on FPGA | |
| CN111611180B (en) | Dynamic shared buffer area supporting multiple protocols | |
| EP1987615B1 (en) | Buffering schemes for optical packet processing | |
| JP2000115199A (en) | Switch device | |
| Wu et al. | A 2 Gb/s 256* 256 CMOS crossbar switch fabric core design using pipelined MUX | |
| Mizutani et al. | Accelerating parallel sort on tightly-coupled FPGAs enabled by onboard Si-photonics transceivers | |
| CN102801613B (en) | Optical stacking device and optical queue device based on same | |
| CN113490080A (en) | Multi-port FC switching host and switching method | |
| CN207352610U (en) | A kind of FPGA data processing card based on PCI Express bus architectures | |
| CN101448183A (en) | Self-adaptive elastic ring optical buffer for variable length optical packet |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |