CN107818969A - Semiconductor package assembly and a manufacturing method thereof - Google Patents

Semiconductor package assembly and a manufacturing method thereof Download PDF

Info

Publication number
CN107818969A
CN107818969A CN201711247848.4A CN201711247848A CN107818969A CN 107818969 A CN107818969 A CN 107818969A CN 201711247848 A CN201711247848 A CN 201711247848A CN 107818969 A CN107818969 A CN 107818969A
Authority
CN
China
Prior art keywords
layer
conductive layer
ground plane
dielectric layer
packaging body
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201711247848.4A
Other languages
Chinese (zh)
Inventor
蔡崇宣
谢爵安
叶名世
杨国玺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Priority to CN201711247848.4A priority Critical patent/CN107818969A/en
Publication of CN107818969A publication Critical patent/CN107818969A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6605—High-frequency electrical connections
    • H01L2223/6627—Waveguides, e.g. microstrip line, strip line, coplanar line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/24195—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

A kind of semiconductor package assembly and a manufacturing method thereof.Semiconductor package part includes chip, packaging body, redistribution layer and screen layer.Chip has active surface.Packaging body coats chip.Redistribution layer includes dielectric layer and conductive layer.Dielectric layer is formed on the active surface of packaging body and chip and exposes a part for active surface.Conductive layer is formed on dielectric layer and is electrically connected at the active surface exposed, and wherein conductive layer is as impedance matching layer.The outer surface of screen layer covering packaging body is simultaneously electrically connected at conductive layer.

Description

Semiconductor package assembly and a manufacturing method thereof
The application be applicant submitted on November 08th, 2013, Application No. " 201310554908.2 ", invention The divisional application of the application for a patent for invention of entitled " semiconductor package assembly and a manufacturing method thereof ".
Technical field
The invention relates to a kind of semiconductor package assembly and a manufacturing method thereof, and in particular to one kind to reroute Road has semiconductor package assembly and a manufacturing method thereof as impedance matching layer.
Background technology
Traditional system in package (System in Package, SiP) is in addition located at modeling by master chip and passive device The upper surface of matrix plate, is then packaged again.However, because the volume of substrate is big, cause the size of system in package can not Effectively reduce.
The content of the invention
The invention relates to a kind of semiconductor package assembly and a manufacturing method thereof, and can improve semiconductor package part can not be effective The problem of diminution.
A kind of according to the present invention it is proposed that semiconductor package part.Semiconductor package part includes a chip, a packaging body, a weight Layer of cloth and a screen layer.Chip has an active surface.Packaging body coats chip.Redistribution layer includes one first dielectric layer and one first Conductive layer.First dielectric layer is formed on the active surface of packaging body and chip and exposes a part for active surface.First conductive layer The active surface exposed is formed on the first dielectric layer and is electrically connected at, wherein the first conductive layer is as impedance matching layer.Screen Cover the outer surface of layer covering packaging body and be electrically connected at the first conductive layer.
A kind of according to the present invention it is proposed that manufacture method of semiconductor package part.Manufacture method comprises the following steps.Set one Chip is pasted on support plate in one, and chip has an active surface, and active surface is towards pasting support plate；Form packaging body covering and paste load Plate and coating chip；Support plate and chip are pasted in separation, with the active surface of exposed chip；A redistribution layer is formed, it includes following step Suddenly：One first dielectric layer is formed in packaging body and the active surface of chip, wherein the first dielectric layer exposes a part for active surface； And one first conductive layer is formed on the first dielectric layer, wherein the first conductive layer is electrically connected at the active surface exposed and first Conductive layer is as impedance matching layer；And an outer surface of screen layer covering packaging body is formed, wherein screen layer electrically connects It is connected to the first conductive layer.
For the above of the present invention can be become apparent, preferred embodiment cited below particularly, and coordinate accompanying drawing, make detailed It is described as follows：
Brief description of the drawings
Figure 1A illustrates the functional block diagram of the semiconductor package part according to one embodiment of the invention.
Figure 1B illustrates the sectional view of the semiconductor package part according to one embodiment of the invention.
Fig. 1 C are illustrated in Figure 1B along direction 1C-1C ' sectional view.
Fig. 1 D are illustrated in Figure 1B along direction 1D-1D ' sectional view.
Fig. 1 E illustrate the partial schematic diagram of Figure 1B the first conductive layer, the second dielectric layer and the second conductive layer.
Fig. 2 illustrates the part of the first conductive layer according to another embodiment of the present invention, the second dielectric layer and the second conductive layer Schematic diagram.
Fig. 3 illustrates the part of the first conductive layer according to another embodiment of the present invention, the second dielectric layer and the second conductive layer Schematic diagram.
Fig. 4 illustrates the sectional view of the semiconductor package part according to another embodiment of the present invention.
Fig. 5 A to 5K illustrate the process drawing of Figure 1B semiconductor package part.
Fig. 6 A to 6D illustrate the process drawing of Fig. 4 semiconductor package part.
Main element symbol description：
10：Paste support plate
11：Pliability adhesive layer
20：Smelting has
21：Sidepiece
21s：Medial surface
22：Cap
100、200：Semiconductor package part
110：Antenna
120：Chip
1201：Connection pad
121a：Connection pad perforate
122：Protective layer
123：Switch
120u：Active surface
120b：The back side
120s、130s、141s、1422s、143s、1442s：Lateral surface
124：First wireless communication chips
126：Second wireless communication chips
125：Passive device
1251：First contact
1252：Second contact
130：Packaging body
130u：First surface
130u1：Part I
130u2：Part II
130b：Second surface
140：Redistribution layer
141：First dielectric layer
141a：First signal perforate
142：First conductive layer
1421：Line layer
1422：First ground plane
1423：Cabling
143：Second dielectric layer
143a1：First ground connection perforate
143a2：Secondary signal perforate
144：Second conductive layer
1441：Cushion layer
1442：Second ground plane
145：3rd dielectric layer
145a1：Second ground connection perforate
145a2：3rd signal perforate
150：Electrical contact
151：Ground contact
152：Signal contact
160：Screen layer
270：Conducting element
270a：Perforation
P1：Cutting Road
R1、R2、R3：Dielectric layer perforate
T1：Cutter
W1：Width
Embodiment
Figure 1A is refer to, it illustrates the functional block diagram of the semiconductor package part according to one embodiment of the invention.Semiconductor Packaging part 100 is, for example, a wireless communication module, and it includes several antennas 110, chip 120, the 123, first radio communication of switch Chip 124, the second wireless communication chips 126 and redistribution layer 140.
Antenna 110 receives a wireless signal from the external world, or radiates a wireless signal to the external world.The e.g. hilted broadsword of switch 123/ Double-throw (Single Pole Double Throw, SPDT), it is wireless that the wireless signal received from the external world can be switched to first by it Communication chip 124 or and the second wireless communication chips 126；Or 123 changeable allow of switch come from the first wireless communication chips 124 or and the second wireless communication chips 126 wireless signal by transmitting to antenna 110.In the present embodiment, the first channel radio It is, for example, WiFi chip to believe chip 124, and the second wireless communication chips 126 are, for example, Bluetooth chip, are so not limited to this little nothing The species of line communication chip.
Figure 1B is refer to, it illustrates the sectional view of the semiconductor package part according to one embodiment of the invention.Semiconductor packages Part 100 includes chip 120, passive device 125, packaging body 130, redistribution layer 140, electrical contact 150 and screen layer 160.
Chip 120 have relative active surface 120u, back side 120b, lateral surface 120s and including and an at least connection pad 121, Connection pad 121 is formed on active surface 120u.Chip 120 further includes protective layer 122, its cover chip 120 active surface 120u and With an at least connection pad perforate 121a, the connection pad 121 of its exposed chip 120.
Passive device 125 includes the first contact 1251 and the second contact 1252, wherein the first contact 1251 and the second contact 1252 are electrically connected at chip 120 by the first conductive layer 142.Passive device 125 is, for example, resistance, inductively or capacitively.In addition, Passive device 125 can act also as a part for impedance matching layer.In another embodiment, passive device 125 can be omitted.
The back side 120b and lateral surface 120s of the coating chip 120 of packaging body 130, and the active surface 120u of exposed chip 120. Packaging body 130 has relative first surface 130u and second surface 130b, wherein first surface 130u and chip 120 active Face 120u is in the same direction.Because the semiconductor package part 100 of the present embodiment is with the fixed chip 120 of packaging body 130, therefore base can be omitted Plate, the size of semiconductor package part 100 can be reduced.
The material of packaging body 130 may include phenolic group resin (Novolac-based resin), epoxy (epoxy-based resin), silicone (silicone-based resin) or other appropriate coverings.Packaging body 130 also may include the silica of appropriate filler, e.g. powdery.Packaging body 130 is formed using several encapsulation technologies, E.g. compression forming (compression molding), liquid encapsulation type (liquid encapsulation), injection moulding (injection molding) or metaideophone are molded (transfer molding).
Redistribution layer 140 is before wafer (not illustrating) does not cut into several chips 120, i.e., is distributed in wafer (not illustrating) again, Therefore, semiconductor package part 100 belongs to wafer-level packaging (Wafer-level packaging, WLP) packaging part.Redistribution layer 140 include the first dielectric layer 141, the first conductive layer 142, the second dielectric layer 143, the second conductive layer 144 and the 3rd dielectric layer 145。
First dielectric layer 141 is formed at the active surface 120u of chip 120 and has several first signal perforate 141a.Some First signal perforate 141a position correspondence connection pad perforate 121a, with the connection pad 121 of exposed chip 120, and other first letters The first contact 1251 and the second contact 1252 of number perforate 141a position correspondence passive device 125, to expose the first contact 1251 and second contact 1252.In addition, the first surface 130u of the first dielectric layer 141 covering packaging body 130 Part I 130u1, but first surface 130u Part II 130u2 is not covered, wherein Part II 130u2 is first surface 130u side Edge region.Because the first dielectric layer 141 does not cover first surface 130u Part II 130u2, therefore the first dielectric layer 141 Lateral surface 141s and Part II 130u2 is collectively forming a sunk structure (i.e. Fig. 5 D dielectric layer perforate R1), with accommodating portion First conductive layer 142 and the second conductive layer 144.In addition, Part I 130u1 and Part II 130u2 defines first surface 130u all or part.
The material of first dielectric layer 141 include polyimides (PI), epoxy glass-fiber-fabric prepreg (Prepreg, PP) or ABF (Ajinomoto Build-up Film) resin.
First conductive layer 142 is formed on the first dielectric layer 141 and is electrically connected at by the first signal perforate 141a and connect Pad 121.For first conductive layer 142 in addition to transmission signal, it includes an impedance matching circuit, and impedance matching circuit can make first to lead The impedance value of electric layer 142 meets relevant regulations, and in the present embodiment, impedance matching circuit can make the impedance value of the first conductive layer 142 Meet 50 ohm, and then reduce the reflection loss of wireless signal, lift energy efficiency；Another embodiment (not illustrating), impedance The impedance value of the first conductive layer 142 can be also set to meet 75 ohm with circuit, to be produced suitable for the encapsulation of video signal or image processing Product.
First conductive layer 142 includes the ground plane 1422 of line layer 1421 and first, wherein, line layer 1421 passes through the first letter Number perforate 141a is electrically connected at the connection pad 121 of chip 120.In the present embodiment, although figure does not illustrate, right line layer 1421 can wrap Resistance circuit, condenser network, inductive circuit or its combination are included, can allow the resistance of the first conductive layer 142 by the design of this little circuit Anti- value meets required (such as 50 ohm), or can also allow by the width/thickness of keying line layer the resistance of the first conductive layer 142 Anti- value meets required (such as 50 ohm).The impedance matching element or circuit of the embodiment of the present invention can be fanned out to (Fan-out) and/ Or fan-in (Fan-in) form is integrated in the technique of the first conductive layer 142 of redistribution layer 140, therefore it is not required in semiconductor packages Part 100 is outer or redistribution layer 140 is additionally formed outside.
First ground plane 1422 is adjacent to but does not contact line layer 1421, by the noise around line layer 1421 or interference Dredge to the earth terminal of low potential.First ground plane 1422 covers the lateral surface 141s and first surface of the first dielectric layer 141 130u Part II 130u2 and extending to aligns with the lateral surface 130s of packaging body 130, such as flushes.
Second dielectric layer 143 is formed on the first conductive layer 142 and with least one first ground connection perforate 143a1 and at least One secondary signal perforate 143a2, wherein the first ground connection perforate 143a1 exposes the first ground plane 1422 of the first conductive layer 142, and Secondary signal perforate 143a2 exposes the line layer 1421 of the first conductive layer 142.
Second conductive layer 144 is formed on the second dielectric layer 143 and is electrically connected at the by the first ground connection perforate 143a1 First ground plane 1422 of one conductive layer 142, and the first conductive layer 142 is electrically connected at by secondary signal perforate 143a2 Line layer 1421.Specifically, the second conductive layer 144 includes the ground plane 1442 of cushion layer 1441 and second, wherein the second ground connection Layer 1442 is around cushion layer 1441.Second ground plane 1442 extends to the lateral surface 143s of the second dielectric layer 143 and connect with first Stratum 1422 is electrically connected with.
Due to the lateral surface 1442s of the second ground plane 1442, the lateral surface 1422s and packaging body of the first ground plane 1422 130 lateral surface 130s is formed in same cutting technique, therefore the lateral surface 1442s of the second ground plane 1442, first is connect The lateral surface 1422s on stratum 1422 generally aligns with the lateral surface 130s of packaging body 130, such as flushes.
3rd dielectric layer 145 covers the second conductive layer 144, and with least one second ground connection perforate 145a1 and at least one 3rd signal perforate 145a2.Second ground connection perforate 145a1 exposes the second ground plane 1442 of the second conductive layer 144, and the 3rd believes Number perforate 145a2 exposes the cushion layer 1441 of the second conductive layer 144.
In the present embodiment, electrical contact 150 includes an at least ground contact 151 and an at least signal contact 152, wherein connecing Ground contacts 151 are electrically connected at the second ground plane 1442 of the second conductive layer 144 by the second ground connection perforate 145a1, and signal Contact 152 is electrically connected at the cushion layer 1441 of the second conductive layer 144 by the 3rd signal perforate 145a2.In another embodiment, Second conductive layer 144 can omit cushion layer 1441, electrical contact 152 is opened by secondary signal perforate 143a2 and the 3rd signal Hole 145a2 is directly electrically connected at the second ground plane 1442 of the second conductive layer 144.In addition, ground contact 151 can be electrically connected with (do not illustrated) in an external ground current potential, make the element of semiconductor package part 100 can be grounded by ground contact 151.
The screen layer 160 of screen layer 160 is formed at the lateral surface 130s and second surface 130b of packaging body 130 and along encapsulation The lateral surface 130s of body 130 extends to the lateral surface 1422s of the first ground plane 1422 and the lateral surface of the second ground plane 1442 1442s, to be electrically connected with the first ground plane 1422 and the second ground plane 1442, that is, screen layer 160 is electrically connected at first Conductive layer 142.Due to lateral surface 130s, 1422s and 1442s generally copline, make to be formed at this coplanar screen layer 160 It is not easily formed segment difference；In this way, screen layer 160 will not break or rupture because segment difference structure is formed.In another embodiment, screen The lateral surface 1422s of the first ground plane 1422 can be extended to along the lateral surface 130s of packaging body 130 by covering layer 160, but not extended To the lateral surface 1442s of the second ground plane 1442；Herein design under, screen layer 160 still can by the first ground plane 1422 and with Second ground plane 1442 is electrically connected with.
Fig. 1 C are refer to, it is illustrated in Figure 1B along direction 1C-1C ' sectional view.As seen from the figure, the first conductive layer 142 wraps The ground plane 1422 of line layer 1421 and first is included, wherein line layer 1421 further includes several cablings 1423, some of cablings 1423 are electrically connected at the circuit (not illustrating) of chip 120 and extend outward from chip 120, and some cablings 1423 extend core Between piece 120 and passive device 125, to be electrically connected with chip 120 and passive device 125.
Fig. 1 D are refer to, it is illustrated in Figure 1B along direction 1D-1D ' sectional view.In the present embodiment, the second conductive layer 144 Not comprising cabling, its cushion layer 1441 is to be purely by way of the defeated in/out connection pad of semiconductor package part 100.Due to the second conductive layer The 144 most chips 120 of covering, therefore it can produce electromagnetic interference shield effect to chip 120.In addition, the second conductive layer 144 The second ground plane 1442 covering first ground connection perforate 143a1, and the cushion layer 1441 of the second conductive layer 144 covering secondary signal Perforate 143a2.Second ground plane 1442 surrounds cushion layer 1441, and isolates with cushion layer 1441, to provide an electromagnetic interference screen The effect of covering.
Fig. 1 E are refer to, it illustrates the partial schematic diagram of Figure 1B the first conductive layer, the second dielectric layer and the second conductive layer. In the present embodiment, the first conductive layer 142 (including the ground plane 1422 of line layer 1421 and first), the second dielectric layer 143 and second Second ground plane 1442 of conductive layer 144 collectively form coplanar waveguide ground (Coplanar wave guide Ground, CPWG), this coplanar waveguide ground can transmit a wireless signal.Specifically, wireless signal can be via the line of the first conductive layer 142 Road floor 1421 is transmitted between chip 120 and antenna 110, and via the second ground plane 1442 and the first ground plane 1422 of surrounding Can avoid or reduce interference negatively influences to be transmitted in the wireless signal of line layer 1421.
Fig. 2 is refer to, it is conductive that it illustrates the first conductive layer according to another embodiment of the present invention, the second dielectric layer and second The partial schematic diagram of layer.In the present embodiment, Fig. 1 E the first ground plane 1422 is omitted, and makes the line layer of the first conductive layer 142 1421st, the second dielectric layer 143 and the second conductive layer 144 collectively form a waveguiding structure.
Fig. 3 is refer to, it is conductive that it illustrates the first conductive layer according to another embodiment of the present invention, the second dielectric layer and second The partial schematic diagram of layer.In the present embodiment, Fig. 1 E the second ground plane 1442 can be omitted, and make the first conductive layer 142 (including line The ground plane 1422 of road floor 1421 and first) with the second dielectric layer 143 collectively form a co-planar waveguide (Coplanar wave guide,CPW)。
Fig. 4 is refer to, it illustrates the sectional view of the semiconductor package part according to another embodiment of the present invention.Semiconductor packages Part 200 includes several antennas 110 (not illustrating), chip 120, passive device 125, packaging body 130, redistribution layer 140, electrical contact 150th, screen layer 160 and at least a conducting element 270.
In the present embodiment, the lateral surface 1422s of the first ground plane 1422 of the first conductive layer 142 is by the second dielectric layer 143 Covering and it is not exposed, make the first ground plane 1422 fully protected.Similarly, the second ground plane of the second conductive layer 144 1442 lateral surface 1442s is covered and not exposed by the 3rd dielectric layer 145, makes the second ground plane 1442 fully protected. Second dielectric layer 143 has a lateral surface 143s, and the 3rd dielectric layer 145 has a lateral surface 145s, lateral surface 143s and 145s Substantially copline.
Screen layer 160 is formed at the lateral surface 130s and second surface 130b of packaging body 130.The lateral surface of packaging body 130 The lateral surface 141s of 130s and the first dielectric layer, the lateral surface 143s of the second dielectric layer 143 and the 3rd dielectric layer 145 lateral surface 145s respectively has a segment difference.
Conducting element 270 is from the second surface 130b of packaging body 130 straightly via the dielectric layer of packaging body 130 and first 141 and extend to the first ground plane 1422 of the first conductive layer 142, to be electrically connected at the first ground plane 1422, make screen layer 160 are electrically connected at the first ground plane 1422 by conducting element 270.In another embodiment, conducting element 270 can be from packaging body 130 second surface 130b straightly via packaging body 130, the first dielectric layer 141, the second dielectric layer 143 and extend to second Second ground plane 1442 of conductive layer 144, to be electrically connected at the second ground plane 1442, makes screen layer 160 pass through conducting element 270 are electrically connected at the second ground plane 1442.
Conducting element 270 is to be inserted perforation 270a by conductive material and formed, and perforation 270a runs through packaging body 130 and first Dielectric layer 141.Conducting element 270 is, for example, conductive pole, and it fills up whole perforation 270a.In another embodiment, conducting element 270 E.g. conducting ring, it is formed on perforation 270a madial wall.
In the present embodiment, because screen layer 160 can be electrically connected to the first ground plane 1422 or the via conducting element 270 Two ground planes 1442, therefore, the first ground plane 1422 and the second ground plane 1442 are not required to be additionally formed first in packaging body 130 Surface 130u Part II 130u2, in this way, process costs can be reduced thereby.
Fig. 5 A to 5K are refer to, it illustrates the process drawing of Figure 1B semiconductor package part 100.
As shown in Figure 5A, technology (Surface Mounted Technology, SMT) can be pasted using e.g. surface, Several chips 120 and several passive devices 125 are set in pasting on support plate 10.Chip 120 has active surface 120u and including extremely Few a connection pad 121 and protective layer 122, wherein connection pad 121 are formed on active surface 120u.Protective layer 122 covers active surface 120u And expose connection pad 121 with an at least connection pad perforate 121a, connection pad perforate 121a.Pasting support plate 10 includes a pliability adhesive layer 11, at least a portion of protective layer 122 is trapped in pliability adhesive layer 11.Passive device 125 includes the first contact 1251 And second contact 1252, wherein support plate 10 is pasted in the first contact 1251 and the contact of the second contact 1252.
As shown in Figure 5 B, e.g. compression forming (compression molding), liquid encapsulation type can be used (liquid encapsulation), injection moulding (injection molding) or metaideophone shaping (transfer Molding), form the covering of packaging body 130 and paste support plate 10 simultaneously coating chip 120 and passive device 125.
As shown in Figure 5 C, support plate 10 and chip 120 and passive device 125 are pasted in separation, with the active surface of exposed chip 120 120u and passive device 125 the first contact 1251 and the second contact 1252.
As shown in Figure 5 D, e.g. coating technique collocation patterning techniques can be used, form the first dielectric layer 141 covering core The first surface 130u of piece 120, passive device 125 and packaging body 130, wherein the first dielectric layer 141 has several first signals Perforate 141a, the connection pad 121 of its exposed chip 120 and the first contact 1251 of passive device 125 and the second contact 1252.This Outside, the first dielectric layer 141 defines a dielectric layer perforate R1, and it exposes the first surface 130u of packaging body 130, in this way, follow-up Cutting technique in, cutter can be aligned and along dielectric layer perforate R1 extend, to form semiconductor package part 100.Due to dielectric Layer perforate R1 design, makes cutter without the material of the first dielectric layer 141 the first dielectric layer 141 can be avoided to tear (peeling)。
Above-mentioned coating technique is, for example, to print (printing), spin coating (spinning) or spraying (spraying), and Patterning techniques are, for example, lithography process (photolithography), chemical etching (chemical etching), laser drilling Hole (laser drilling) or machine drilling (mechanical drilling).
As shown in fig. 5e, e.g. material can be used to form technology, forms the first conductive layer 142 in the first dielectric layer 141 On, wherein the first conductive layer 142 is electrically connected at chip 120 and passive device 125 by the first signal perforate 141a.It is specific and Speech, the first conductive layer 142 include the ground plane 1422 of line layer 1421 and first, and wherein line layer 1421 passes through the first signal perforate 141a is electrically connected at chip 120 and passive device 125, and the first ground plane 1422 surrounds line layer 1421, can be by line layer Noise or interference around 1421 are dredged to the earth terminal of low potential.Although figure does not illustrate, right line layer 1421 may include resistance Circuit, condenser network, inductive circuit or its combination, can allow the impedance value of the first conductive layer 142 to accord with by the design of this little circuit (such as 50 ohm) needed for conjunction, or can also allow the impedance value of the first conductive layer 142 to accord with by the width/thickness of keying line layer (such as 50 ohm) needed for conjunction.
In addition, the first conductive layer 142 is extended in dielectric layer perforate R1, and cover the lateral surface of the first dielectric layer 141 141s and the first surface 130u of packaging body 130 at least a portion；In this way, in follow-up cutting technique, Cutting Road can pass through the One conductive layer 142, to expose the lateral surface of the first conductive layer 142, and then the screen layer 160 for making to be subsequently formed in electrical contact can arrive The lateral surface exposed of first conductive layer 142.
It is, for example, chemical vapor deposition, electroless plating method (electroless plating), electrolysis that above-mentioned material, which forms technology, Electroplate (electrolytic plating), printing, spin coating, spraying, sputter (sputtering) or vacuum deposition method (vacuum deposition)。
As illustrated in figure 5f, e.g. above-mentioned coating technique collocation patterning techniques can be used, formed the second dielectric layer 143 in On first conductive layer 142, wherein the second dielectric layer 143 exposes a part for the first conductive layer 142.Specifically, the second dielectric Layer 143 has an at least one first ground connection perforate 143a1 and at least secondary signal perforate 143a2, wherein the first ground connection perforate 143a1 exposes the first ground plane 1422 of the first conductive layer 142, and secondary signal perforate 143a2 exposes the first conductive layer 142 Line layer 1421.
In addition, the second dielectric layer 143 has dielectric layer perforate R2, it exposes the dielectric layer perforate R1 of the first dielectric layer 141 And first conductive layer 142 the first ground plane 1422.In this way, in follow-up cutting technique, cutter can be aligned and along dielectric Layer perforate R2 extensions, to form semiconductor package part 100.Due to dielectric layer perforate R2 design, make cutter can be without second The material of dielectric layer 143, the second dielectric layer 143 can be so avoided to tear.
As depicted in fig. 5g, e.g. above-mentioned material can be used to form technology, forms the second conductive layer 144 in the second dielectric layer On 143, wherein the second conductive layer 144 is electrically connected at the first conductive layer 142.Specifically, the second conductive layer 144 includes connection pad The ground plane 1442 of layer 1441 and second, wherein the second ground plane 1442 is around cushion layer 1441.Cushion layer 1441 connects by first Ground perforate 143a1 is electrically connected at the first ground plane 1422, and the second ground plane 1442 is electrical by the first signal perforate 143a2 It is connected to line layer 1421.Second ground plane 1442 is further extended in the dielectric layer perforate R2 of the second dielectric layer 143, and is covered in First conductive layer 142, to be electrically connected with the first conductive layer 142.In another embodiment, cushion layer 1441 can be omitted, is made follow-up The electrical contact 150 (Fig. 5 I) of formation is formed directly on the line layer 1421 of the first conductive layer 142.
As illustrated in fig. 5h, e.g. above-mentioned coating technique collocation patterning techniques can be used, form the 3rd dielectric layer 145, Wherein the 3rd dielectric layer 145 has at least one second ground connection perforate 145a1 and at least one the 3rd signal perforate 145a2.Second connects Ground perforate 145a1 exposes the second ground plane 1442 of the second conductive layer 144, and the 3rd signal perforate 145a2 exposes the second conduction The cushion layer 1441 of layer 144.
In addition, the 3rd dielectric layer 145 has dielectric layer perforate R3, it exposes the dielectric layer perforate R2 of the second dielectric layer 143 And second conductive layer 144 the second ground plane 1442.In this way, in follow-up cutting technique, cutter can be aligned and along dielectric Layer perforate R3 extensions, to form semiconductor package part 100.Due to dielectric layer perforate R3 design, make cutter can be without the 3rd The material of dielectric layer 145, so the 3rd dielectric layer 145 can be avoided to tear.
As shown in fig. 5i, several electrical contacts 150 are formed on the second conductive layer 144.Specifically, electrical contact 150 Including an at least ground contact 151 and an at least signal contact 152, wherein ground contact 151 passes through the second ground connection perforate 145a1 The second ground plane 1442 of the second conductive layer 144 is electrically connected at, and signal contact 152 passes through the 3rd signal perforate 145a2 electricity Property is connected to the cushion layer 1441 of the second conductive layer 144.
As indicated at figure 5j, e.g. cutter or laser can be used, forms at least Cutting Road P1 alignment dielectric layer perforates R3 And by the second ground plane 1442, the first ground plane 1422 and packaging body 130, make the second ground plane 1442, the first ground plane 1422 form lateral surface 1442s, 1422s and 130s respectively with packaging body 130, wherein, the lateral surface of the first ground plane 1422 1422s, the lateral surface 1442s of the second ground plane 1442 align with the lateral surface 130s of packaging body 130.
To form Cutting Road P1 for example by cutter T1, due to the 3rd dielectric layer 145, the second dielectric layer 143 and first Dielectric layer 141 has dielectric layer perforate R3, dielectric layer perforate R2 and dielectric layer perforate R1 respectively, and cutter T1 width W1 is less than The width of each dielectric layer perforate, therefore cutter will not be cut to dielectric layer material during feed, therefore dielectric layer can be avoided Tear.
As it can be seen from figure 5k, e.g. above-mentioned material can be used to form technology, forms screen layer 160 and cover packaging body 130 Outer surface, such as lateral surface 130s and second surface 130b, to form at least one semiconductor package part 100 as shown in Figure 1B.
Screen layer 160 is electrically connected at the first ground plane 1422 of the first conductive layer 142 and is grounded.In the present embodiment, Formed before screen layer 160, it is possible to provide the covering electrical contact 150 of smelting tool 20, to avoid the material of screen layer 160 in electrical contact to electricity Property contact 150 and with the short circuit of electrical contact 150.Smelting tool 20 includes sidepiece 21 and cap 22, and sidepiece 21 is connected to cap 22.Sidepiece 21 medial surface 21s contacts the lateral surface 1422s of the first ground plane 1422 at least a portion, can so avoid screen layer 160 Gap of the material between the medial surface 21s of sidepiece 21 and the lateral surface 1422s of the first ground plane 1422 enter smelting tool Inside 20.In another embodiment, the medial surface 21s of sidepiece 21 can contact the whole lateral surface 1422s of the first ground plane 1422 with The lateral surface 1442s of the part of second ground plane 1442, can produce similar technique effect.
Fig. 6 A to 6D are refer to, it illustrates the process drawing of Fig. 4 semiconductor package part 200.
As shown in Figure 6A, e.g. above-mentioned patterning techniques can be used, perforation 270a is formed and runs through packaging body 130 and first Dielectric layer 141, to expose the first ground plane 1422 of the first conductive layer 142.Perforation 270a herein can be described as sealing perforation (Through Mold Via,TMV).In another embodiment, perforation 270a can run through packaging body 130, the first dielectric layer 141 and the Two dielectric layers 143, to expose the second ground plane 1442 of the second conductive layer 144.
Although the lateral surface 1442s of the lateral surface 1422s of the first ground plane 1422 and the second ground plane 1442 is respectively by Three dielectric layers 145 and the second dielectric layer 143 coat, so, because the screened film 160 (Fig. 6 D) being subsequently formed still can be by rear conduction Element 270 (Fig. 6 B) is electrically connected at the first ground plane 1422 or the second ground plane 1442, therefore Cutting Road P1 (Fig. 6 C) is not required to Pass through the first ground plane 1422 and the second ground plane 1442 in order to expose lateral surface 1422s and lateral surface 1442s.It is in addition, logical Above-mentioned patterning techniques are crossed, the lateral surface 145s of the 3rd dielectric layer 145, the lateral surface 143s of the second dielectric layer 143 and first are situated between In the lateral surface 141s of electric layer 141 at least the two can generally align, such as flush, or between there is slight misalignment.
As shown in Figure 6B, e.g. above-mentioned material can be used to form technology, forms conducting element 270 in perforation 270a, Expose the first ground plane 1422 to be electrically connected with.
Then, several electrical contacts 150 are formed on the second conductive layer 144.Specifically, electrical contact 150 is included extremely Few a ground contact 151 and an at least signal contact 152, wherein ground contact 151 are electrically connected by the second ground connection perforate 145a1 It is connected to the second ground plane 1442 and conducting element 270 of the second conductive layer 144.Signal contact 152 passes through the 3rd signal perforate 145a2 is electrically connected at the cushion layer 1441 of the second conductive layer 144.
As shown in Figure 6 C, e.g. cutter or laser can be used, forms at least Cutting Road P1 alignment dielectric layer perforates R3 By packaging body 130, packaging body 130 is set to form lateral surface 130s.Because cutter is not cut to the first dielectric during feed The material of the 141, second dielectric layer 143 of layer and the 3rd dielectric layer 145, therefore dielectric layer can be avoided to tear.
As shown in Figure 6 D, e.g. above-mentioned material can be used to form technology, forms screen layer 160 and cover packaging body 130 Outer surface, such as lateral surface 130s and second surface 130b, to form at least one semiconductor package part 200 as shown in Figure 4.Shielding Layer 160 is grounded by being electrically connected at conducting element 270.In the present embodiment, before screen layer 160 is formed, it is possible to provide smelting Tool 20 covering electrical contacts 150, with avoid the material of screen layer 160 it is in electrical contact to electrical contact 150 and it is short with electrical contact 150 Road.
Remaining step of the manufacturing process of semiconductor package part 200 is similar in appearance to the manufacturing process of semiconductor package part 100 Corresponding step, holds this and repeats no more.
In summary, although the present invention is disclosed above with preferred embodiment, so it is not limited to the present invention.This hair Bright those of ordinary skill in the art, without departing from the spirit and scope of the present invention, when various changes can be made With retouching.Therefore, the scope of protection of the present invention is defined by those of the claims.

Claims (20)

  1. A kind of 1. semiconductor package part, it is characterised in that including：
    One chip, there is an active surface；
    One packaging body, coat the chip；
    One redistribution layer, including：
    One first dielectric layer, it is formed on the active surface of the packaging body and the chip and exposes a part for the active surface；
    One first conductive layer, the active surface exposed is formed on first dielectric layer and is electrically connected at, first conductive layer Including：One line layer, it is electrically connected at the active surface；And one first ground plane；
    And a screen layer, cover the outer surface of the packaging body and be electrically connected at first ground plane of first conductive layer.
  2. 2. semiconductor package part as claimed in claim 1, it is characterised in that first ground plane it is neighbouring but with the line layer every From.
  3. 3. semiconductor package part as claimed in claim 1, it is characterised in that further include：One second dielectric layer, be formed at this On one conductive layer and expose a part for first conductive layer.
  4. 4. semiconductor package part as claimed in claim 3, it is characterised in that the redistribution layer further includes：
    One second conductive layer, it is formed on second dielectric layer and is electrically connected at part exposed of first conductive layer； And
    One the 3rd dielectric layer, it is formed on second conductive layer and exposes a part for second conductive layer；
    Wherein, second conductive layer includes one second ground plane.
  5. 5. semiconductor package part as claimed in claim 4, it is characterised in that first conductive layer, second dielectric layer are with being somebody's turn to do Second conductive layer forms a waveguiding structure.
  6. 6. semiconductor package part as claimed in claim 3, it is characterised in that further include：
    One the 3rd dielectric layer, it is formed at second dielectric layer；
    Wherein lateral surface and both the lateral surfaces of the 3rd dielectric layer of the lateral surface of first dielectric layer, second dielectric layer Alignment.
  7. 7. semiconductor package part as claimed in claim 3, it is characterised in that further include：
    One the 3rd dielectric layer, it is formed at second dielectric layer；
    Wherein the lateral surface of the packaging body is situated between with the lateral surface of first dielectric layer, the lateral surface of second dielectric layer and the 3rd Respectively there is a segment difference between the lateral surface of electric layer.
  8. 8. semiconductor package part as claimed in claim 4, it is characterised in that the line layer, first ground plane, two dielectric Layer forms a coplanar waveguide ground with second conductive layer.
  9. 9. semiconductor package part as claimed in claim 3, it is characterised in that the packaging body has a first surface, and this first Dielectric layer covers a Part I of the first surface, and first conductive layer includes one first ground plane, and first ground plane prolongs The lateral surface of first dielectric layer and a Part II of the first surface are extended, the screen layer extends to and first ground plane It is electrically connected with.
  10. 10. semiconductor package part as claimed in claim 9, it is characterised in that the redistribution layer further includes：
    One second conductive layer, it is formed on second dielectric layer and is electrically connected at part exposed of first conductive layer, Second conductive layer includes one second ground plane, second ground plane extend to the lateral surface of second dielectric layer and with this first Ground plane is electrically connected with.
  11. 11. semiconductor package part as claimed in claim 1, it is characterised in that first conductive layer includes one first ground plane, The redistribution layer further includes one second ground plane, and wherein the lateral surface of the lateral surface of first ground plane, second ground plane is with being somebody's turn to do The lateral surface alignment of packaging body.
  12. 12. semiconductor package part as claimed in claim 1, it is characterised in that the packaging body has a second surface, and this first Conductive layer includes one first ground plane；The semiconductor package part includes：
    One conducting element, extend to this via the packaging body and first dielectric layer from the second surface of the packaging body and first connect Stratum, the screen layer are formed on the second surface and are electrically connected at first ground plane by the conducting element.
  13. A kind of 13. semiconductor package part, it is characterised in that including：
    One chip, there is an active surface；
    One packaging body, coat the chip；
    One redistribution layer, including：
    One first dielectric layer, is formed at the packaging body；
    One first conductive layer, the active surface exposed is formed on first dielectric layer and is electrically connected at, first conductive layer Including：One line layer；And one first ground plane；And
    One screen layer, cover the outer surface of the packaging body and be electrically connected at first ground plane of first conductive layer.
  14. 14. semiconductor package part as claimed in claim 13, it is characterised in that further include one second dielectric layer, be formed at this On first conductive layer and expose a part for first conductive layer；
    One second conductive layer, it is formed on second dielectric layer, second conductive layer includes one second ground plane, second ground connection Layer extend to second dielectric layer lateral surface and with the first ground plane Jie Touch；And
    The screen layer is electrically connected at and second ground plane.
  15. 15. semiconductor package part as claimed in claim 13, it is characterised in that the packaging body has a second surface；Should be partly Conductor packaging part includes：One conducting element, first ground connection is extended to via the packaging body from the second surface of the packaging body Layer, the screen layer are formed on the second surface and are electrically connected at first ground plane by the conducting element.
  16. 16. semiconductor package part as claimed in claim 14, it is characterised in that first conductive layer, second dielectric layer with Second conductive layer forms a waveguiding structure.
  17. 17. semiconductor package part as claimed in claim 14, it is characterised in that the line layer, first ground plane, two Jie Electric layer forms a coplanar waveguide ground with second conductive layer.
  18. A kind of 18. semiconductor package part, it is characterised in that including：
    One chip, there is an active surface；
    One packaging body, coat the chip；
    One redistribution layer, including：
    One first dielectric layer, it is formed on the active surface of the packaging body and the chip；
    One first conductive layer, it is formed on first dielectric layer, first conductive layer includes one first ground plane, first ground connection Layer extend to first dielectric layer a lateral surface and with packaging body Jie Touch；And
    One screen layer, cover the outer surface of the packaging body and be electrically connected at first ground plane.
  19. 19. semiconductor package part as claimed in claim 18, it is characterised in that further include one second dielectric layer, be formed at this On first conductive layer and expose a part for first conductive layer；
    One second conductive layer, it is formed on second dielectric layer, second conductive layer includes one second ground plane, second ground connection Layer extend to second dielectric layer lateral surface and with the first ground plane Jie Touch；And
    The screen layer is electrically connected at and second ground plane.
  20. 20. semiconductor package part as claimed in claim 18, it is characterised in that the packaging body has a second surface, and this One conductive layer includes one first ground plane；The semiconductor package part includes：
    One conducting element, extend to this via the packaging body and first dielectric layer from the second surface of the packaging body and first connect Stratum, the screen layer are formed on the second surface and are electrically connected at first ground plane by the conducting element.
CN201711247848.4A 2013-11-08 2013-11-08 Semiconductor package assembly and a manufacturing method thereof Pending CN107818969A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711247848.4A CN107818969A (en) 2013-11-08 2013-11-08 Semiconductor package assembly and a manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201711247848.4A CN107818969A (en) 2013-11-08 2013-11-08 Semiconductor package assembly and a manufacturing method thereof
CN201310554908.2A CN104637889B (en) 2013-11-08 2013-11-08 Semiconductor package assembly and a manufacturing method thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201310554908.2A Division CN104637889B (en) 2013-11-08 2013-11-08 Semiconductor package assembly and a manufacturing method thereof

Publications (1)

Publication Number Publication Date
CN107818969A true CN107818969A (en) 2018-03-20

Family

ID=53216471

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201310554908.2A Active CN104637889B (en) 2013-11-08 2013-11-08 Semiconductor package assembly and a manufacturing method thereof
CN201711247848.4A Pending CN107818969A (en) 2013-11-08 2013-11-08 Semiconductor package assembly and a manufacturing method thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201310554908.2A Active CN104637889B (en) 2013-11-08 2013-11-08 Semiconductor package assembly and a manufacturing method thereof

Country Status (1)

Country Link
CN (2) CN104637889B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110718738A (en) * 2018-07-12 2020-01-21 三星电机株式会社 Antenna module

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105514071B (en) * 2016-01-22 2019-01-25 中芯长电半导体（江阴）有限公司 A kind of encapsulating method and structure being fanned out to cake core
US10665559B2 (en) * 2018-04-11 2020-05-26 Taiwan Semiconductor Manufacturing Co., Ltd. Device, semiconductor package and method of manufacturing semiconductor package
KR102626315B1 (en) * 2018-11-13 2024-01-17 삼성전자주식회사 Semiconductor package
CN110752163A (en) * 2019-10-23 2020-02-04 杭州见闻录科技有限公司 EMI shielding process for communication module product and communication module product

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101562161A (en) * 2008-04-14 2009-10-21 南茂科技股份有限公司 Conductive structure of chip
US20100140759A1 (en) * 2008-12-10 2010-06-10 Stats Chippac, Ltd. Semiconductor Device and Method of Forming a Shielding Layer over a Semiconductor Die after Forming a Build-Up Interconnect Structure
CN102074551A (en) * 2009-11-19 2011-05-25 日月光半导体制造股份有限公司 Semiconductor device packages and manufacturing method thereof
CN102074552A (en) * 2009-11-19 2011-05-25 日月光半导体制造股份有限公司 Semiconductor device packages and manufacturing methods thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI445152B (en) * 2010-08-30 2014-07-11 Advanced Semiconductor Eng Semiconductor structure and method for manufacturing the same
US8648470B2 (en) * 2011-01-21 2014-02-11 Stats Chippac, Ltd. Semiconductor device and method of forming FO-WLCSP with multiple encapsulants
KR101452587B1 (en) * 2012-06-28 2014-10-22 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 Methods and apparatus of wafer level package for heterogeneous integration technology

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101562161A (en) * 2008-04-14 2009-10-21 南茂科技股份有限公司 Conductive structure of chip
US20100140759A1 (en) * 2008-12-10 2010-06-10 Stats Chippac, Ltd. Semiconductor Device and Method of Forming a Shielding Layer over a Semiconductor Die after Forming a Build-Up Interconnect Structure
CN102074551A (en) * 2009-11-19 2011-05-25 日月光半导体制造股份有限公司 Semiconductor device packages and manufacturing method thereof
CN102074552A (en) * 2009-11-19 2011-05-25 日月光半导体制造股份有限公司 Semiconductor device packages and manufacturing methods thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
田民波: "《电子封装工程》", 30 September 2003 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110718738A (en) * 2018-07-12 2020-01-21 三星电机株式会社 Antenna module
CN110718738B (en) * 2018-07-12 2021-02-23 三星电机株式会社 Antenna module

Also Published As

Publication number Publication date
CN104637889A (en) 2015-05-20
CN104637889B (en) 2017-12-12

Similar Documents

Publication Publication Date Title
CN104637889B (en) Semiconductor package assembly and a manufacturing method thereof
CN103400829B (en) Semiconductor package assembly and a manufacturing method thereof
CN102324416B (en) Integrated shielding film and semiconductor packaging member of antenna
US7588951B2 (en) Method of packaging a semiconductor device and a prefabricated connector
US7452751B2 (en) Semiconductor device and method of manufacturing the same
CN103400825B (en) Semiconductor package part and manufacture method thereof
CN103311213B (en) Integrate the semiconductor package part of screened film and antenna
KR101616625B1 (en) Semiconductor package and method of manufacturing the same
CN104037166B (en) Comprise the semiconductor package assembly and a manufacturing method thereof of antenna stack
CN103219298B (en) There is the semiconductor package assembly and a manufacturing method thereof of radiator structure and electromagnetic interference shield
CN111816644A (en) Antenna integrated packaging structure and manufacturing method thereof
US20190148280A1 (en) Semiconductor substrate and method for manufacturing the same
CN103824836A (en) Semiconductor carrier and semiconductor package
CN104037137A (en) Semiconductor package including antenna substrate and manufacturing method thereof
CN103151327B (en) Semiconductor package assembly and a manufacturing method thereof
TW201041054A (en) Electronic component manufacturing method and packaging structure thereof
CN104659007B (en) Semiconductor package assembly and a manufacturing method thereof
CN102569242B (en) Semiconductor packaging part of integrated screened film and manufacture method thereof
US20200075442A1 (en) Wafer-level system-in-package packaging method and package structure thereof
CN105514086B (en) Semiconductor package assembly and a manufacturing method thereof
CN105957854B (en) Semiconductor package assembly and a manufacturing method thereof
CN102781207B (en) Cover plate structure and manufacturing method thereof
CN112018050B (en) Antenna integrated packaging structure and manufacturing method thereof
CN101567326B (en) Printed circuit board and method for forming same
CN116031215A (en) Packaging structure, electronic equipment and manufacturing method of packaging structure

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20180320