CN107768385A - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN107768385A
CN107768385A CN201710986159.9A CN201710986159A CN107768385A CN 107768385 A CN107768385 A CN 107768385A CN 201710986159 A CN201710986159 A CN 201710986159A CN 107768385 A CN107768385 A CN 107768385A
Authority
CN
China
Prior art keywords
layer
silicon oxide
thickness
oxide layer
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710986159.9A
Other languages
Chinese (zh)
Other versions
CN107768385B (en
Inventor
龚华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Tianma Microelectronics Co Ltd
Original Assignee
Shanghai Tianma Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Tianma Microelectronics Co Ltd filed Critical Shanghai Tianma Microelectronics Co Ltd
Priority to CN201710986159.9A priority Critical patent/CN107768385B/en
Publication of CN107768385A publication Critical patent/CN107768385A/en
Application granted granted Critical
Publication of CN107768385B publication Critical patent/CN107768385B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/431Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having different compositions, shapes, layouts or thicknesses of gate insulators in different TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices

Landscapes

  • Electroluminescent Light Sources (AREA)
  • Thin Film Transistor (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

本发明提供一种显示面板和显示装置,涉及显示技术领域。该显示基板包括开关晶体管和驱动晶体管;开关晶体管和驱动晶体管包括:有源层,包括开关晶体管中的第一有源层和驱动晶体管中的第二有源层;设置在有源层上的栅极绝缘层,包括开关晶体管中的第一栅极绝缘层和驱动晶体管中的第二栅极绝缘层;第一栅极绝缘层包括第一氮化硅层和第一氧化硅层;第二栅极绝缘层仅包括第二氧化硅层,第二氧化硅层的厚度大于第一氧化硅层的厚度;或者,第二栅极绝缘层包括第二氮化硅层和第二氧化硅层,第二氧化硅层的厚度大于第一氧化硅层的厚度,第二氮化硅层的厚度小于第一氮化硅层的厚度。本发明可以在实现灰阶定义更好的同时满足开关晶体管的快速开启需求。

The invention provides a display panel and a display device, and relates to the field of display technology. The display substrate includes a switch transistor and a drive transistor; the switch transistor and the drive transistor include: an active layer, including a first active layer in the switch transistor and a second active layer in the drive transistor; a gate arranged on the active layer Pole insulating layer, including the first gate insulating layer in the switching transistor and the second gate insulating layer in the driving transistor; the first gate insulating layer includes the first silicon nitride layer and the first silicon oxide layer; the second gate The electrode insulating layer only includes a second silicon oxide layer, and the thickness of the second silicon oxide layer is greater than that of the first silicon oxide layer; or, the second gate insulating layer includes a second silicon nitride layer and a second silicon oxide layer, and the second silicon oxide layer includes a second silicon nitride layer and a second silicon oxide layer. The thickness of the silicon dioxide layer is greater than that of the first silicon oxide layer, and the thickness of the second silicon nitride layer is smaller than that of the first silicon nitride layer. The present invention can satisfy the fast turn-on requirement of the switch transistor while achieving better definition of the gray scale.

Description

一种显示面板和显示装置Display panel and display device

技术领域technical field

本发明涉及显示技术领域,尤其涉及一种显示面板和显示装置。The present invention relates to the field of display technology, in particular to a display panel and a display device.

背景技术Background technique

目前,应用低温多晶硅技术(Low Temperature Poly-silicon,LTPS)的显示面板中包括多个薄膜晶体管,根据薄膜晶体管在电路中所起的作用,薄膜晶体管的类型包括驱动晶体管、开关晶体管以及其他类型的薄膜晶体管。现有技术中,驱动晶体管和开关晶体管中均包含栅极绝缘层,该驱动晶体管、开关晶体管的栅极绝缘层同时形成,且驱动晶体管和开关晶体管的栅极绝缘层的膜层设置基本相同,从而驱动晶体管与开关晶体管的亚阈值摆幅相近。亚阈值摆幅指的是晶体管在亚阈状态工作时或者用作为逻辑开关时的一个重要参数,也可以称为S因子,S因子可以定义为:S=dVgs/d(log10Id),S在数值上等于为使晶体管的漏极电流Id变化一个数量级时所需要的栅极电压增量ΔVgs,亚阈值摆幅的单位可以是[mV/decade]或者[V/decade]。Currently, a display panel using Low Temperature Poly-silicon (LTPS) technology includes a plurality of thin film transistors. According to the functions of the thin film transistors in the circuit, the types of thin film transistors include driving transistors, switching transistors and other types. thin film transistor. In the prior art, both the driving transistor and the switching transistor include a gate insulating layer, the gate insulating layers of the driving transistor and the switching transistor are formed at the same time, and the film settings of the gate insulating layers of the driving transistor and the switching transistor are basically the same, Thus, the subthreshold swing of the driving transistor is similar to that of the switching transistor. The subthreshold swing refers to an important parameter when the transistor works in the subthreshold state or when it is used as a logic switch. It can also be called the S factor. The S factor can be defined as: S=dVgs/d(log10Id), and the value of S Above is equal to the gate voltage increment ΔVgs required to change the drain current Id of the transistor by an order of magnitude, and the unit of the subthreshold swing can be [mV/decade] or [V/decade].

其中,开关晶体管的亚阈值摆幅越小,开关晶体管的开启速度越快;有机发光显示面板的灰阶与驱动晶体管的漏极电流之间具有一定的对应关系,驱动晶体管的亚阈值摆幅越大,驱动晶体管能够更准确的控制有机发光显示面板的灰阶。实际应用中,为了实现开关晶体管快速开启的需求,因此开关晶体管需要较小的亚阈值摆幅。但如果驱动晶体管的亚阈值摆幅较小,会导致有机发光显示面板的灰阶不好定义,因此不利于驱动晶体管调节屏幕亮度灰阶。Among them, the smaller the subthreshold swing of the switching transistor is, the faster the turn-on speed of the switching transistor is; there is a certain correspondence between the gray scale of the organic light-emitting display panel and the drain current of the driving transistor, and the lower the subthreshold swing of the driving transistor is, the faster the switching transistor is. Larger, the driving transistor can more accurately control the gray scale of the organic light emitting display panel. In practical applications, in order to realize the requirement of fast turn-on of the switching transistor, the switching transistor needs a smaller sub-threshold swing. However, if the sub-threshold swing of the driving transistor is small, the gray scale of the organic light-emitting display panel will be difficult to define, which is not conducive to the adjustment of the gray scale of screen brightness by the driving transistor.

可见,驱动晶体管亚阈值摆幅与开关晶体管的亚阈值摆幅之间存在矛盾,那么发明一种解决两者之间矛盾的方案,对进一步提高有机发光显示面板的品质是非常必要的。It can be seen that there is a contradiction between the sub-threshold swing of the driving transistor and the sub-threshold swing of the switching transistor, so it is very necessary to invent a solution to solve the contradiction between the two to further improve the quality of the organic light-emitting display panel.

发明内容Contents of the invention

本发明实施例提供一种显示面板和显示装置,可以在实现灰阶定义更好的同时满足开关晶体管的快速开启需求。Embodiments of the present invention provide a display panel and a display device, which can meet the requirement of fast turn-on of switching transistors while achieving better gray scale definition.

第一方面,本发明实施例提供一种显示面板包括:包括开关晶体管和驱动晶体管;In a first aspect, an embodiment of the present invention provides a display panel comprising: a switching transistor and a driving transistor;

开关晶体管和驱动晶体管包括:Switching and driving transistors include:

有源层,有源层包括开关晶体管中的第一有源层和驱动晶体管中的第二有源层;an active layer, the active layer includes a first active layer in the switch transistor and a second active layer in the drive transistor;

设置在有源层上的栅极绝缘层,栅极绝缘层包括开关晶体管中的第一栅极绝缘层和驱动晶体管中的第二栅极绝缘层;第一栅极绝缘层包括第一氮化硅层和第一氧化硅层,第一氧化硅层设置在第一有源层上方,第一氮化硅层设置在第一氧化硅层上方;A gate insulating layer disposed on the active layer, the gate insulating layer includes a first gate insulating layer in the switching transistor and a second gate insulating layer in the driving transistor; the first gate insulating layer includes a first nitride nitride a silicon layer and a first silicon oxide layer, the first silicon oxide layer is disposed above the first active layer, and the first silicon nitride layer is disposed above the first silicon oxide layer;

其中,第二栅极绝缘层仅包括第二氧化硅层,第二氧化硅层的厚度大于第一氧化硅层的厚度;或者,第二栅极绝缘层包括第二氮化硅层和第二氧化硅层,第二氧化硅层设置在第二有源层上方,第二氧化硅层的厚度大于第一氧化硅层的厚度,第二氮化硅层设置在第二氧化硅层上方,第二氮化硅层的厚度小于第一氮化硅层的厚度。Wherein, the second gate insulating layer only includes the second silicon oxide layer, and the thickness of the second silicon oxide layer is greater than the thickness of the first silicon oxide layer; or, the second gate insulating layer includes the second silicon nitride layer and the second silicon nitride layer. A silicon oxide layer, the second silicon oxide layer is disposed above the second active layer, the thickness of the second silicon oxide layer is greater than the thickness of the first silicon oxide layer, the second silicon nitride layer is disposed above the second silicon oxide layer, and the second silicon oxide layer is disposed above the second silicon oxide layer. The thickness of the silicon nitride layer is smaller than the thickness of the first silicon nitride layer.

第二方面,本发明实施例提供一种显示装置,显示装置包括以上的显示面板。In a second aspect, an embodiment of the present invention provides a display device, which includes the above display panel.

本发明实施例提供了一种显示面板和显示装置,在第二栅极绝缘层仅包括第二氧化硅层,第二氧化硅层的厚度大于第一氧化硅层的厚度,而第一栅极绝缘层包括第一氮化硅层和第一氧化硅层时,第二栅极绝缘层的相对介电常数小于第一栅极绝缘层的相对介电常数,进而使得驱动晶体管的亚阈值摆幅大于开关晶体管的亚阈值摆幅。或者,第二栅极绝缘层包括第二氮化硅层和第二氧化硅层,第二氮化硅层的厚度小于第一氮化硅层的厚度,因此,第二栅极绝缘层中第二氧化硅层的占比,大于第一栅极绝缘层中第一氧化硅层的占比,因此,第二栅极绝缘层中相对介电常数较小的膜层占比较大,第二栅极绝缘层的相对介电常数小于第一栅极绝缘层的相对介电常数,进而使得驱动晶体管的亚阈值摆幅大于开关晶体管的亚阈值摆幅。Embodiments of the present invention provide a display panel and a display device. The second gate insulating layer only includes a second silicon oxide layer, the thickness of the second silicon oxide layer is greater than that of the first silicon oxide layer, and the first gate insulating layer When the insulating layer includes the first silicon nitride layer and the first silicon oxide layer, the relative permittivity of the second gate insulating layer is smaller than that of the first gate insulating layer, thereby making the subthreshold swing of the driving transistor greater than the subthreshold swing of the switching transistor. Alternatively, the second gate insulating layer includes a second silicon nitride layer and a second silicon oxide layer, and the thickness of the second silicon nitride layer is smaller than that of the first silicon nitride layer. Therefore, the second gate insulating layer in the second gate insulating layer The proportion of the silicon dioxide layer is greater than the proportion of the first silicon oxide layer in the first gate insulating layer. Therefore, the proportion of the film layer with a smaller relative dielectric constant in the second gate insulating layer is larger, and the second gate insulating layer The relative dielectric constant of the pole insulating layer is smaller than that of the first gate insulating layer, so that the subthreshold swing of the driving transistor is greater than that of the switching transistor.

由于驱动晶体管的亚阈值摆幅较大,可以更好的定义灰阶,有利于驱动晶体管调节屏幕亮度灰阶,同时,由于开关晶体管的亚阈值摆幅较小,可以增加开关晶体管的开启速度。Because the sub-threshold swing of the driving transistor is large, the gray scale can be better defined, which is beneficial for the driving transistor to adjust the gray scale of screen brightness. At the same time, because the sub-threshold swing of the switching transistor is small, the turn-on speed of the switching transistor can be increased.

【附图说明】【Description of drawings】

为了更清楚地说明本发明实施例的技术方案,下面将对实施例中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其它的附图。In order to illustrate the technical solutions of the embodiments of the present invention more clearly, the accompanying drawings used in the embodiments will be briefly introduced below. Obviously, the accompanying drawings in the following description are only some embodiments of the present invention. Those of ordinary skill in the art can also obtain other drawings based on these drawings without any creative effort.

图1为现有技术中薄膜晶体管的转移特性曲线图;Fig. 1 is a transfer characteristic curve diagram of a thin film transistor in the prior art;

图2为本发明实施例所提供的显示面板的一种剖面示意图;FIG. 2 is a schematic cross-sectional view of a display panel provided by an embodiment of the present invention;

图3为本发明实施例所提供的显示面板的另一种剖面示意图;FIG. 3 is another schematic cross-sectional view of a display panel provided by an embodiment of the present invention;

图4为本发明实施例所提供的显示面板的另一种剖面示意图;FIG. 4 is another schematic cross-sectional view of a display panel provided by an embodiment of the present invention;

图5为本发明实施例所提供的显示面板的另一种剖面示意图;FIG. 5 is another schematic cross-sectional view of a display panel provided by an embodiment of the present invention;

图6为本发明实施例所提供的显示面板的另一种剖面示意图;FIG. 6 is another schematic cross-sectional view of a display panel provided by an embodiment of the present invention;

图7为本发明实施例中显示装置的示例图。Fig. 7 is an exemplary diagram of a display device in an embodiment of the present invention.

【具体实施方式】【Detailed ways】

为了更好的理解本发明的技术方案,下面结合附图对本发明实施例进行详细描述。In order to better understand the technical solutions of the present invention, the embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

应当明确,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其它实施例,都属于本发明保护的范围。It should be clear that the described embodiments are only some of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.

在本发明实施例中使用的术语是仅仅出于描述特定实施例的目的,而非旨在限制本发明。在本发明实施例和所附权利要求书中所使用的单数形式的“一种”、“所述”和“该”也旨在包括多数形式,除非上下文清楚地表示其他含义。Terms used in the embodiments of the present invention are only for the purpose of describing specific embodiments, and are not intended to limit the present invention. As used in the embodiments of the present invention and the appended claims, the singular forms "a", "said" and "the" are also intended to include the plural forms unless the context clearly indicates otherwise.

应当理解,本文中使用的术语“和/或”仅仅是一种描述关联对象的关联关系,表示可以存在三种关系,例如,A和/或B,可以表示:单独存在A,同时存在A和B,单独存在B这三种情况。另外,本文中字符“/”,一般表示前后关联对象是一种“或”的关系。It should be understood that the term "and/or" used herein is only an association relationship describing associated objects, which means that there may be three relationships, for example, A and/or B, which may mean that A exists alone, and A and B exist simultaneously. B, there are three situations of B alone. In addition, the character "/" in this article generally indicates that the contextual objects are an "or" relationship.

显示面板包括阵列分布的子像素,每个子像素包括发光器件和像素电路,像素电路包括驱动晶体管和至少一个开关晶体管。例如,在最基本的像素电路中,包括一个驱动晶体管和一个开关晶体管,驱动晶体管工作在线性区(即驱动晶体管一直处于导通状态),由驱动晶体管的栅极电压控制驱动电流的大小,驱动晶体管用于驱动发光器件的发光,其驱动电流的大小用于调节发光器件的发光亮度,从而控制灰阶。开关晶体管的源极连接数据线,漏极连接驱动晶体管的栅极,开关晶体管可以处于导通状态或者处于截止状态,在导通状态下,数据线通过开关晶体管向驱动晶体管提供栅极电压。The display panel includes sub-pixels distributed in an array, and each sub-pixel includes a light emitting device and a pixel circuit, and the pixel circuit includes a driving transistor and at least one switching transistor. For example, in the most basic pixel circuit, it includes a driving transistor and a switching transistor. The driving transistor works in the linear region (that is, the driving transistor is always in the on state), and the magnitude of the driving current is controlled by the gate voltage of the driving transistor. The transistor is used to drive the light-emitting device to emit light, and the magnitude of its driving current is used to adjust the light-emitting brightness of the light-emitting device, thereby controlling the gray scale. The source of the switching transistor is connected to the data line, and the drain is connected to the gate of the driving transistor. The switching transistor can be in an on state or in an off state. In the on state, the data line provides a gate voltage to the driving transistor through the switching transistor.

发明人研究发现,驱动晶体管的栅极绝缘层与开关晶体管的栅极绝缘层同时形成,厚度相同,而且两者的栅极绝缘层具有相同的膜层结构,因此使得驱动晶体管与开关晶体管的亚阈值摆幅相近或大体相同。图1为现有技术中薄膜晶体管的转移特性曲线图,如图1所示,曲线图的横坐标Vgs表示薄膜晶体管的栅极与源极之间的电压差,曲线图的纵坐标Ids表示薄膜晶体管的源极与漏极之间的电流,曲线在亚阈值区的斜率反映了薄膜晶体管的亚阈值摆幅,图1所示的曲线图反映了具有大致相同的亚阈值摆幅的现有的驱动晶体管与开关晶体管的转移特性曲线。但是,为了实现开关晶体管快速启动的需求以及驱动晶体管对有机发光显示面板的灰阶的准确控制的需求,开关晶体管需要较小的亚阈值摆幅,同时,驱动晶体管需要较大的亚阈值摆幅,在现有技术中无法同时实现开关晶体管以及驱动晶体管对亚阈值摆幅特性的需求,因此,需要对驱动晶体管以及开关晶体管的栅极绝缘层进行改进,以同时满足两者的需求。The inventors have found that the gate insulating layer of the driving transistor and the gate insulating layer of the switching transistor are formed at the same time with the same thickness, and the gate insulating layers of the two have the same film structure, so that the sub-layer of the driving transistor and the switching transistor Threshold swings are similar or roughly the same. Fig. 1 is the transfer characteristic graph of thin film transistor in the prior art, as shown in Fig. 1, the abscissa Vgs of the graph represents the voltage difference between the gate and the source of the thin film transistor, and the ordinate Ids of the graph represents thin film The current between the source and the drain of the transistor, the slope of the curve in the subthreshold region reflects the subthreshold swing of the thin film transistor, and the graph shown in Figure 1 reflects the existing Transfer characteristic curves of the drive transistor and the switching transistor. However, in order to realize the requirement of fast start-up of the switching transistor and the requirement of accurate control of the gray scale of the organic light-emitting display panel by the driving transistor, the switching transistor needs a smaller sub-threshold swing, and at the same time, the driving transistor needs a larger sub-threshold swing Therefore, it is necessary to improve the gate insulating layer of the driving transistor and the switching transistor to meet the requirements of both in the prior art.

为了解决上述技术问题,本发明实施例提供了以下解决方案。In order to solve the above technical problems, embodiments of the present invention provide the following solutions.

本发明实施例提供了一种显示面板,请参考图2,其为本发明实施例所提供的显示面板的一种剖面示意图,如图2所示,该显示面板包括开关晶体管10和驱动晶体管20。An embodiment of the present invention provides a display panel, please refer to FIG. 2 , which is a schematic cross-sectional view of a display panel provided by an embodiment of the present invention. As shown in FIG. 2 , the display panel includes a switching transistor 10 and a driving transistor 20 .

开关晶体管10和驱动晶体管20包括:The switching transistor 10 and the driving transistor 20 include:

有源层,有源层包括开关晶体管10中的第一有源层101和驱动晶体管20中的第二有源层201;The active layer includes the first active layer 101 in the switch transistor 10 and the second active layer 201 in the drive transistor 20;

设置在有源层上的栅极绝缘层,栅极绝缘层包括开关晶体管10中的第一栅极绝缘层102和驱动晶体管20中的第二栅极绝缘层202;第一栅极绝缘层102包括第一氮化硅层1021和第一氧化硅层1022,第一氧化硅层1022设置在第一有源层101上方,第一氮化硅层1021设置在第一氧化硅层1022上方,其中,如图2所示,第二栅极绝缘层202仅包括第二氧化硅层2021,第二氧化硅层2021的厚度大于第一氧化硅层1022的厚度;或者,如图3所示,图3为本发明实施例所提供的显示面板的另一种剖面示意图,第二栅极绝缘层202包括第二氮化硅层2022和第二氧化硅层2021,第二氧化硅层2021设置在第二有源层201上方,第二氮化硅层2022设置在第二氧化硅层2021上方,第二氧化硅层2021的厚度大于第一氧化硅层1022的厚度,第二氮化硅层2022的厚度小于第一氮化硅层1021的厚度。The gate insulating layer disposed on the active layer, the gate insulating layer includes the first gate insulating layer 102 in the switching transistor 10 and the second gate insulating layer 202 in the driving transistor 20; the first gate insulating layer 102 Including a first silicon nitride layer 1021 and a first silicon oxide layer 1022, the first silicon oxide layer 1022 is disposed above the first active layer 101, the first silicon nitride layer 1021 is disposed above the first silicon oxide layer 1022, wherein , as shown in FIG. 2, the second gate insulating layer 202 only includes the second silicon oxide layer 2021, and the thickness of the second silicon oxide layer 2021 is greater than the thickness of the first silicon oxide layer 1022; or, as shown in FIG. 3, the figure 3 is another schematic cross-sectional view of the display panel provided by the embodiment of the present invention, the second gate insulating layer 202 includes a second silicon nitride layer 2022 and a second silicon oxide layer 2021, and the second silicon oxide layer 2021 is disposed on the second Above the second active layer 201, the second silicon nitride layer 2022 is disposed above the second silicon oxide layer 2021, the thickness of the second silicon oxide layer 2021 is greater than the thickness of the first silicon oxide layer 1022, and the thickness of the second silicon nitride layer 2022 The thickness is smaller than the thickness of the first silicon nitride layer 1021 .

本发明实施例中,为了在实现灰阶定义更好的同时满足开关晶体管的快速开启需求,可以增加驱动晶体管的亚阈值摆幅,例如,可以使驱动晶体管的亚阈值摆幅与开关晶体管的亚阈值摆幅之间差值的范围为(0,0.5v/decsde]。一般的,为了保证开关晶体管的快速开启,开关晶体管的亚阈值摆幅的取值范围是0.2v/decsde~0.4v/decsde。而且,驱动晶体管的亚阈值摆幅在上述亚阈值摆幅的取值范围内时,具有良好的特性,如对有机发光显示面板的灰阶的控制更准确。In the embodiment of the present invention, in order to meet the fast turn-on requirement of the switching transistor while achieving better gray scale definition, the subthreshold swing of the driving transistor can be increased. The range of the difference between the threshold swings is (0,0.5v/decsde]. Generally, in order to ensure the fast turn-on of the switching transistor, the range of the sub-threshold swing of the switching transistor is 0.2v/decsde~0.4v/ decsde. Moreover, when the sub-threshold swing of the driving transistor is within the value range of the above-mentioned sub-threshold swing, it has good characteristics, such as more accurate control of the gray scale of the organic light-emitting display panel.

需要说明的是,如果驱动晶体管的亚阈值摆幅与开关晶体管的亚阈值摆幅之间差值大于0.5v/decsde,驱动晶体管的亚阈值摆幅比较大,当驱动晶体管的亚阈值摆幅比较大时,会导致驱动晶体管在关态状态下电流增加,从而使得驱动晶体管的开关比减小,驱动晶体管的开关比减小会导致有机发光二极管的暗态(即不发光)不够暗,从而影响显示效果。其中,驱动晶体管的开关比指的是在开态状态下的电流与关态状态下的电流之间的比值。It should be noted that if the difference between the subthreshold swing of the driving transistor and the subthreshold swing of the switching transistor is greater than 0.5v/decsde, the subthreshold swing of the driving transistor is relatively large. When the subthreshold swing of the driving transistor is compared When it is large, it will cause the current of the driving transistor to increase in the off state, thereby reducing the switching ratio of the driving transistor, and the reduction of the switching ratio of the driving transistor will cause the dark state of the organic light-emitting diode (that is, not emitting light) to be dark enough, thus affecting display effect. Wherein, the switching ratio of the driving transistor refers to the ratio between the current in the on state and the current in the off state.

需要说明的是,薄膜晶体管的亚阈值摆幅的公式如下:It should be noted that the formula for the subthreshold swing of a thin film transistor is as follows:

其中,SS表示薄膜晶体管的亚阈值摆幅,如公式所示,SS与Cox呈反相关,随着Cox的值的增大,SS的值变小。其中,Cox表示栅极绝缘层的膜层电容,Cox大小取决于栅极绝缘层的膜层材料,Cox与栅极绝缘层的相对介电常数成正比例关系,同时,栅极绝缘层的膜层厚度越厚,Cox的值越小,因此,对于具有一个膜层的栅极绝缘层来说,在栅极绝缘层的相对介电常数越大、膜层厚度越小的情况下,SS的值越小,在栅极绝缘层的相对介电常数越小、膜层厚度越大的情况下,SS的值越大。Wherein, SS represents the sub-threshold swing of the thin film transistor, as shown in the formula, SS is inversely correlated with C ox , and the value of SS becomes smaller as the value of C ox increases. Among them, C ox represents the film capacitance of the gate insulating layer. The size of C ox depends on the film material of the gate insulating layer. C ox is proportional to the relative permittivity of the gate insulating layer. At the same time, the gate insulating layer The thicker the thickness of the film layer, the smaller the value of C ox , therefore, for a gate insulating layer with one film layer, when the relative dielectric constant of the gate insulating layer is larger and the film thickness is smaller , the smaller the value of SS, the smaller the relative dielectric constant of the gate insulating layer and the larger the film thickness, the larger the value of SS.

基于上述说明,在上述的一种可实施方案中,第二栅极绝缘层202仅包括第二氧化硅层2021,第二氧化硅层2021的厚度大于第一氧化硅层1022的厚度,而第一栅极绝缘层102包括第一氮化硅层1021和第一氧化硅层1022,而且,当层叠的两个膜层的材料不同时,该层叠的两个膜层的Cox小于其中任意一层膜层的Cox,其中,氧化硅的相对介电常数为4.2,氮化硅的相对介电常数为7,因此,依据SS与Cox呈反相关关系,进而可以获知驱动晶体管的亚阈值摆幅大于开关晶体管的亚阈值摆幅,由于驱动晶体管的亚阈值摆幅较大,可以更好的定义灰阶,有利于驱动晶体管调节屏幕亮度灰阶,同时,由于开关晶体管的亚阈值摆幅较小,可以增加开关晶体管的开启速度。Based on the above description, in the above-mentioned possible implementation, the second gate insulating layer 202 only includes the second silicon oxide layer 2021, the thickness of the second silicon oxide layer 2021 is greater than the thickness of the first silicon oxide layer 1022, and the second A gate insulating layer 102 includes a first silicon nitride layer 1021 and a first silicon oxide layer 1022, and when the materials of the two stacked film layers are different, the C ox of the stacked two film layers is smaller than any one of them The C ox of the film layer, wherein, the relative dielectric constant of silicon oxide is 4.2, and the relative dielectric constant of silicon nitride is 7. Therefore, according to the inverse correlation between SS and C ox , the subthreshold value of the driving transistor can be known The swing is larger than the sub-threshold swing of the switching transistor. Due to the large sub-threshold swing of the driving transistor, the gray scale can be better defined, which is beneficial for the driving transistor to adjust the gray scale of the screen brightness. At the same time, due to the sub-threshold swing of the switching transistor Smaller, can increase the turn-on speed of the switching transistor.

或者,基于上述说明,在上述的另一种可实施方案中,第二栅极绝缘层202包括第二氮化硅层2022和第二氧化硅层2021,第二氮化硅层2022的厚度小于第一氮化硅层1021的厚度,因此,第二栅极绝缘层202中第二氧化硅层2021在厚度上的占比,大于第一栅极绝缘层102中第一氧化硅层1022的占比,即,第二栅极绝缘层202中相对介电常数较小的膜层在厚度上的占比较大,进而使得驱动晶体管的亚阈值摆幅大于开关晶体管的亚阈值摆幅,由于驱动晶体管的亚阈值摆幅较大,可以更好的定义灰阶,有利于利于驱动晶体管调节屏幕亮度灰阶,同时,由于开关晶体管的亚阈值摆幅较小,可以增加开关晶体管的开启速度。Or, based on the above description, in another possible implementation above, the second gate insulating layer 202 includes a second silicon nitride layer 2022 and a second silicon oxide layer 2021, and the thickness of the second silicon nitride layer 2022 is less than The thickness of the first silicon nitride layer 1021, therefore, the proportion of the thickness of the second silicon oxide layer 2021 in the second gate insulating layer 202 is greater than the proportion of the first silicon oxide layer 1022 in the first gate insulating layer 102. ratio, that is, the proportion of the thickness of the film layer with a smaller relative permittivity in the second gate insulating layer 202 is larger, so that the sub-threshold swing of the driving transistor is larger than that of the switching transistor, because the driving transistor The sub-threshold swing of the switch transistor is larger, which can better define the gray scale, which is beneficial to the drive transistor to adjust the gray scale of the screen brightness. At the same time, because the switch transistor has a small sub-threshold swing, the turn-on speed of the switch transistor can be increased.

需要说明的是,在上述的一种可实施方案中,第二栅极绝缘层202仅包括第二氧化硅层2021,氧化硅的成膜功率小于氮化硅的成膜功率,成膜过程中产生的表面颗粒,与氮化硅相比也更少,因此,在增加驱动晶体管的亚阈值摆幅时,可以优选仅利用氧化硅材料制作第二栅极绝缘层202。其中,氧化硅和氮化硅是利用化学气相沉积法进行成膜的,成膜功率指的是成膜时实现化学气相沉积法的机台设定的功率。成膜功率越大,越容易导致局部的电弧放电,从而导致该处容易产生异于正常膜层的表面颗粒,表面颗粒会影响膜层的成膜质量,会引起后续制作显示装置时出现点线缺等不良,因此,表面颗粒越多,越容易引起不良的风险越大。It should be noted that, in the above-mentioned possible implementation, the second gate insulating layer 202 only includes the second silicon oxide layer 2021, and the film-forming power of silicon oxide is lower than that of silicon nitride. Compared with silicon nitride, the generated surface particles are also less. Therefore, when increasing the sub-threshold swing of the driving transistor, it is preferable to only use silicon oxide material to make the second gate insulating layer 202 . Among them, silicon oxide and silicon nitride are formed by chemical vapor deposition, and the film forming power refers to the power set by the machine that realizes chemical vapor deposition during film formation. The greater the film-forming power, the easier it is to cause local arc discharge, which leads to the formation of surface particles different from the normal film layer. The surface particles will affect the film-forming quality of the film layer and cause dotted lines in the subsequent production of display devices. Therefore, the more particles on the surface, the greater the risk of causing defects.

而且,在上述的一种可实施方案中,第二栅极绝缘层202仅包括第二氧化硅层2021,且第二氧化硅层2021的厚度大于第一氧化硅层1022的厚度,由于第二栅极绝缘层202中不包含氮化硅层,而驱动晶体管20的第二栅极绝缘层与开关晶体管的第一栅极绝缘层如果厚度相同,有利于栅极上方的膜层平整覆盖,膜层的平坦性更好,因此,为了使得两个栅极绝缘层的厚度相同,在第二栅极绝缘层202不包含氮化硅层时,需要增大氧化硅层的厚度,也即,增大第二氧化硅层2021的厚度。Moreover, in one possible implementation above, the second gate insulating layer 202 only includes the second silicon oxide layer 2021, and the thickness of the second silicon oxide layer 2021 is greater than the thickness of the first silicon oxide layer 1022, because the second The gate insulating layer 202 does not contain a silicon nitride layer, and if the thickness of the second gate insulating layer of the driving transistor 20 is the same as that of the first gate insulating layer of the switching transistor, it is conducive to the smooth coverage of the film layer above the gate. Therefore, in order to make the thicknesses of the two gate insulating layers the same, when the second gate insulating layer 202 does not contain a silicon nitride layer, it is necessary to increase the thickness of the silicon oxide layer, that is, to increase the thickness of the silicon oxide layer. The thickness of the second silicon oxide layer 2021 is large.

进一步的,在一种可行的实施方案中,当第二栅极绝缘层202仅包括第二氧化硅层2021时,第一氧化硅层1022的厚度与第一氮化硅层1021的厚度之和等于第二氧化硅层2021的厚度,也即,第二栅极绝缘层202等于第一栅极绝缘层102的厚度。Further, in a feasible implementation, when the second gate insulating layer 202 only includes the second silicon oxide layer 2021, the sum of the thickness of the first silicon oxide layer 1022 and the thickness of the first silicon nitride layer 1021 It is equal to the thickness of the second silicon oxide layer 2021 , that is, the second gate insulating layer 202 is equal to the thickness of the first gate insulating layer 102 .

现有技术中,驱动晶体管的栅极绝缘层的厚度大于开关晶体管的栅极绝缘层的厚度,请参考图4,其为本发明实施例所提供的显示面板的另一种剖面示意图,如图4所示,本发明实施例与现有技术相比,驱动晶体管的栅极绝缘层(图4中第二栅极绝缘层202)的厚度更小,在本发明实施例中,通过设置第二栅极绝缘层的厚度等于第一栅极绝缘层的厚度,或者,通过设置第二栅极绝缘层的厚度小于第一栅极绝缘层的厚度,从而在保证驱动晶体管的亚阈值摆幅较大,开关晶体管的亚阈值摆幅较小的同时,使驱动晶体管的栅极(图4中栅极203)在沟道中诱导产生更多的电荷,从而更利于晶体管导通。另外,如果驱动晶体管的栅极绝缘层的厚度与开关晶体管的栅极绝缘层的厚度相同,利于栅极上方的膜层能够平整覆盖,膜层的平坦性更好。为了更好地实现此技术效果,可以将对应的膜层厚度设置为如下范围:当第二栅极绝缘层202仅包括第二氧化硅层2021时,第二氧化硅层2021的厚度可以为80nm~300nm,相应的,第一氧化硅层1022的厚度可以为40nm~260nm,第一氮化硅层1021的厚度为40nm~260nm。In the prior art, the thickness of the gate insulating layer of the driving transistor is greater than that of the switching transistor. Please refer to FIG. 4 , which is another schematic cross-sectional view of the display panel provided by the embodiment of the present invention, as shown in 4, compared with the prior art in this embodiment of the present invention, the thickness of the gate insulating layer (the second gate insulating layer 202 in FIG. 4 ) of the driving transistor is smaller. The thickness of the gate insulating layer is equal to the thickness of the first gate insulating layer, or, by setting the thickness of the second gate insulating layer smaller than the thickness of the first gate insulating layer, thereby ensuring that the subthreshold swing of the driving transistor is relatively large , while the sub-threshold swing of the switching transistor is small, the gate of the driving transistor (the gate 203 in FIG. 4 ) induces more charges in the channel, which is more conducive to the conduction of the transistor. In addition, if the thickness of the gate insulating layer of the driving transistor is the same as that of the switching transistor, the film layer above the gate can be covered evenly, and the film layer has better flatness. In order to better achieve this technical effect, the thickness of the corresponding film layer can be set to the following range: when the second gate insulating layer 202 only includes the second silicon oxide layer 2021, the thickness of the second silicon oxide layer 2021 can be 80nm ˜300 nm, correspondingly, the thickness of the first silicon oxide layer 1022 may be 40 nm˜260 nm, and the thickness of the first silicon nitride layer 1021 may be 40 nm˜260 nm.

在另一种可行的实施方案中,第二栅极绝缘层202包括第二氮化硅层2022和第二氧化硅层2021时,第一氮化硅层1021的厚度大于第二氮化硅层2022的厚度,第一氮化硅层1021的厚度与第二氮化硅层2022的厚度之间的差值的范围为10nm~150nm。第二氧化硅层2021的厚度大于第一氧化硅层1022的厚度,第二氧化硅层2021的厚度与第一氧化硅层1022的厚度之间的差值的范围为10nm~150nm。In another feasible implementation, when the second gate insulating layer 202 includes the second silicon nitride layer 2022 and the second silicon oxide layer 2021, the thickness of the first silicon nitride layer 1021 is greater than that of the second silicon nitride layer The thickness of 2022, the difference between the thickness of the first silicon nitride layer 1021 and the thickness of the second silicon nitride layer 2022 ranges from 10 nm to 150 nm. The thickness of the second silicon oxide layer 2021 is greater than the thickness of the first silicon oxide layer 1022 , and the difference between the thickness of the second silicon oxide layer 2021 and the thickness of the first silicon oxide layer 1022 ranges from 10 nm to 150 nm.

需要说明的是,如果第一氮化硅层1021的厚度与第二氮化硅层2022的厚度之间的差值小于10nm,驱动晶体管与开关晶体管在亚阈值摆幅上的差别比较小,驱动晶体管的亚阈值摆幅增加不明显。如果第一氮化硅层1021的厚度与第二氮化硅层2022的厚度之间的差值大于150nm,再加上第一氧化硅层的厚度,则会导致开关晶体管的栅极绝缘层的整体厚度会比较大,栅极绝缘层的膜层较厚会导致栅极在沟道中诱导产生的电荷较少,不利于晶体管的导通。It should be noted that if the difference between the thickness of the first silicon nitride layer 1021 and the thickness of the second silicon nitride layer 2022 is less than 10 nm, the difference between the driving transistor and the switching transistor in the sub-threshold swing is relatively small, and the driving The subthreshold swing of the transistor does not increase significantly. If the difference between the thickness of the first silicon nitride layer 1021 and the thickness of the second silicon nitride layer 2022 is greater than 150nm, plus the thickness of the first silicon oxide layer, the gate insulating layer of the switching transistor will be damaged. The overall thickness will be relatively large, and a thicker gate insulating layer will result in less charge induced by the gate in the channel, which is not conducive to the conduction of the transistor.

在一种可行的实施方案中,本发明实施例中,第二有源层201中沟道区域的掺杂浓度小于第一有源层101中沟道区域的掺杂浓度。In a feasible implementation, in the embodiment of the present invention, the doping concentration of the channel region in the second active layer 201 is lower than the doping concentration of the channel region in the first active layer 101 .

在一种具体的实施方案中,第二有源层201中沟道区域的掺杂浓度为1×1011/cm3~1×1012/cm3,第一有源层101中沟道区域的掺杂浓度为2×1011/cm3~4×1012/cm3。在未对有源层掺杂前,有源层中的P型导电粒子(空穴)居多,若掺杂浓度较小,比如,掺杂浓度小于1×1011/cm3,则有源层中的P型导电粒子仍然比较多,会引起薄膜晶体管的暗态电流较大,导致屏幕暗态偏亮;若掺杂浓度较大,比如,掺杂浓度大于4×1012/cm3,则有源层中的N型导电粒子(电子)比较多,导致薄膜晶体管的开态电流较小,导致屏幕亮态偏暗,不利于屏幕的正常点亮。In a specific embodiment, the doping concentration of the channel region in the second active layer 201 is 1×10 11 /cm 3 to 1×10 12 /cm 3 , and the channel region in the first active layer 101 The doping concentration is 2×10 11 /cm 3 to 4×10 12 /cm 3 . Before the active layer is doped, the P-type conductive particles (holes) in the active layer are mostly. If the doping concentration is small, for example, the doping concentration is less than 1×10 11 /cm 3 , the active layer There are still many P-type conductive particles in the thin film transistor, which will cause a large dark state current of the thin film transistor, resulting in a brighter dark state of the screen; if the doping concentration is large, for example, the doping concentration is greater than 4×10 12 /cm 3 , There are more N-type conductive particles (electrons) in the active layer, resulting in a smaller on-state current of the thin film transistor, resulting in a darker bright state of the screen, which is not conducive to normal lighting of the screen.

在一种具体的实施方案中,第二有源层201中沟道区域和第一有源层101中沟道区域的掺杂材料为硼离子。In a specific embodiment, the doping material of the channel region in the second active layer 201 and the channel region in the first active layer 101 is boron ions.

需要说明的是,薄膜晶体管的亚阈值摆幅与沟道区域中多晶硅缺陷密度成反比例关系,因此通过调节掺杂浓度,可以使得驱动晶体管与其他薄膜晶体管的掺杂浓度不同。若第二有源层201中沟道区域的掺杂浓度小于第一有源层101中沟道区域的掺杂浓度,可以使得驱动晶体管中的沟道区域中多晶硅缺陷密度小于开关晶体管中的沟道区域中多晶硅缺陷密度,从而使得驱动晶体管的亚阈值摆幅大于开关晶体管的亚阈值摆幅,由于驱动晶体管的亚阈值摆幅较大,可以更好的定义灰阶,有利于利于驱动晶体管调节屏幕亮度灰阶,同时,由于开关晶体管的亚阈值摆幅较小,可以增加开关晶体管的开启速度。It should be noted that the sub-threshold swing of a thin film transistor is inversely proportional to the polysilicon defect density in the channel region, so by adjusting the doping concentration, the doping concentration of the driving transistor can be different from that of other thin film transistors. If the doping concentration of the channel region in the second active layer 201 is lower than the doping concentration of the channel region in the first active layer 101, the polysilicon defect density in the channel region of the driving transistor can be made smaller than that of the channel region of the switching transistor. The polysilicon defect density in the channel region makes the subthreshold swing of the driving transistor larger than that of the switching transistor. Because the subthreshold swing of the driving transistor is larger, the gray scale can be better defined, which is conducive to the adjustment of the driving transistor. Screen brightness gray scale, at the same time, because the sub-threshold swing of the switching transistor is small, the turn-on speed of the switching transistor can be increased.

在一种可行的实施方案中,图2所示的第一有源层101和第二有源层201均利用低温多晶硅材料制成。In a feasible implementation, both the first active layer 101 and the second active layer 201 shown in FIG. 2 are made of low temperature polysilicon material.

需要说明的是,为了适应显示面板在实际应用中,薄膜晶体管对亚阈值摆幅的不同需求,上述技术方案中涉及到通过调整有源层的掺杂来调整薄膜晶体管的亚阈值摆幅的大小。本发明实施例中所涉及到的有源层均采用低温多晶硅材料制成,低温多晶硅材料更容易应用掺杂技术来调整亚阈值摆幅的大小,也即,更便于控制掺杂的浓度和所掺入的材料,从而更容易调整亚阈值摆幅的大小,更加便于生产具有不同亚阈值摆幅的薄膜晶体管,降低了生产成本,提高了生产效率。It should be noted that, in order to adapt to the different requirements of thin film transistors for subthreshold swings in practical applications of display panels, the above technical solution involves adjusting the size of the subthreshold swings of thin film transistors by adjusting the doping of the active layer. . The active layers involved in the embodiments of the present invention are all made of low-temperature polysilicon materials, and low-temperature polysilicon materials are easier to use doping technology to adjust the size of the sub-threshold swing, that is, it is easier to control the concentration of doping and the The doped material makes it easier to adjust the size of the subthreshold swing, more convenient to produce thin film transistors with different subthreshold swings, reduces the production cost, and improves the production efficiency.

如图2所示,开关晶体管10和驱动晶体管20还可以包括:As shown in FIG. 2, the switching transistor 10 and the driving transistor 20 may also include:

设置在栅极绝缘层上的第一金属层;a first metal layer disposed on the gate insulating layer;

设置在第一金属层上的层间绝缘层30;an interlayer insulating layer 30 disposed on the first metal layer;

设置在层间绝缘层上的第二金属层;a second metal layer disposed on the interlayer insulating layer;

其中,第一金属层包括开关晶体管10中的栅极103和驱动晶体管20中的栅极203;Wherein, the first metal layer includes the gate 103 in the switch transistor 10 and the gate 203 in the drive transistor 20;

第二金属层包括开关晶体管10中的源极104和漏极105、驱动晶体管20中的源极204和漏极205。The second metal layer includes the source 104 and the drain 105 in the switching transistor 10 , and the source 204 and the drain 205 in the driving transistor 20 .

请参考图5,其为本发明实施例所提供的显示面板的另一种剖面示意图,如图5所示,当第二栅极绝缘层20仅包括第二氧化硅层时,第二栅极绝缘层20在显示面板上的正投影与驱动晶体管20的栅极203在显示面板上的正投影重合。也就是说,驱动晶体管20中的栅极203所覆盖的第二栅极绝缘层20部分仅为第二氧化硅层2021,驱动晶体管20中除被栅极203所覆盖的第二栅极绝缘层20以外的其他栅极绝缘层包括第二氮化硅层2022和第三氧化硅层2023,第三氧化硅层2023设置在第二有源层201上方,第二氮化硅层2022设置在第三氧化硅层2023上方。也即,在驱动晶体管20中,只将栅极203所覆盖的第二栅极绝缘层202部分设置为纯氧化硅,其他部分的第二栅极绝缘层202可以依然是氧化硅层和氮化硅层组成的混合膜层,采用此设计,可以在调节驱动晶体管20的亚阈值摆幅特性的同时,不影响栅极绝缘层其余部分的膜层结构,即可以减少对原有膜层特性的影响。Please refer to FIG. 5, which is another schematic cross-sectional view of the display panel provided by the embodiment of the present invention. As shown in FIG. 5, when the second gate insulating layer 20 only includes the second silicon oxide layer, the second gate The orthographic projection of the insulating layer 20 on the display panel coincides with the orthographic projection of the gate 203 of the driving transistor 20 on the display panel. That is to say, the part of the second gate insulating layer 20 covered by the gate 203 in the driving transistor 20 is only the second silicon oxide layer 2021 , except the second gate insulating layer covered by the gate 203 in the driving transistor 20 Other gate insulating layers other than 20 include a second silicon nitride layer 2022 and a third silicon oxide layer 2023, the third silicon oxide layer 2023 is disposed on the second active layer 201, and the second silicon nitride layer 2022 is disposed on the second over the silicon trioxide layer 2023 . That is, in the driving transistor 20, only the part of the second gate insulating layer 202 covered by the gate 203 is set to be pure silicon oxide, and the other part of the second gate insulating layer 202 can still be a silicon oxide layer and nitride The mixed film layer composed of silicon layer adopts this design, while adjusting the sub-threshold swing characteristic of the drive transistor 20, it does not affect the film structure of the rest of the gate insulating layer, which can reduce the influence on the original film layer characteristics. influences.

例如,本发明实施例中驱动晶体管20可以为N型,开关晶体管晶体管可以为P型。For example, in the embodiment of the present invention, the driving transistor 20 may be N-type, and the switching transistor may be P-type.

请参考图6,其为本发明实施例所提供的显示面板的另一种剖面示意图,如图6所示,显示面板还包括基板40和缓冲层50;缓冲层50设置在基板40上,有源层设置在缓冲层50背离基板40的一侧。Please refer to FIG. 6, which is another schematic cross-sectional view of a display panel provided by an embodiment of the present invention. As shown in FIG. 6, the display panel further includes a substrate 40 and a buffer layer 50; The source layer is disposed on a side of the buffer layer 50 away from the substrate 40 .

如图6所示,显示面板还包括平坦化层60和有机发光功能层,平坦化层60设置在第二金属层远离基板40的一侧。该有机发光功能层可以包括多个有机发光元件(图6中仅以一个有机发光元件为例),例如图6中所示出的第一有机发光元件701。第一有机发光元件701包括阴极7011、阳极7012,以及设置在阴极7011与阳极7012之间的有机发光层7013,还包括设置在第一阴极7011与阳极7012之间像素定义层80。其中,阳极7012通过过孔与所在薄膜晶体管的漏极205电连接。As shown in FIG. 6 , the display panel further includes a planarization layer 60 and an organic light-emitting functional layer, and the planarization layer 60 is disposed on a side of the second metal layer away from the substrate 40 . The organic light-emitting functional layer may include a plurality of organic light-emitting elements (only one organic light-emitting element is taken as an example in FIG. 6 ), such as the first organic light-emitting element 701 shown in FIG. 6 . The first organic light emitting element 701 includes a cathode 7011, an anode 7012, and an organic light emitting layer 7013 disposed between the cathode 7011 and the anode 7012, and also includes a pixel definition layer 80 disposed between the first cathode 7011 and the anode 7012. Wherein, the anode 7012 is electrically connected to the drain 205 of the thin film transistor through a via hole.

本发明实施例还提供了一种显示装置,请参考图7,其为本发明实施例中显示装置的示例图,如图7所示,该显示装置可以包括上述实施例提供的显示面板100。需要说明的是,图7以手机作为显示装置为例进行示例,但显示装置并不限制为手机,具体的,该显示装置可以包括但不限于个人计算机(Personal Computer,PC)、个人数字助理(PersonalDigital Assistant,PDA)、无线手持设备、平板电脑(Tablet Computer)、MP4播放器或电视机等任何具有显示功能的电子设备。The embodiment of the present invention also provides a display device. Please refer to FIG. 7 , which is an example diagram of the display device in the embodiment of the present invention. As shown in FIG. 7 , the display device may include the display panel 100 provided in the above embodiment. It should be noted that FIG. 7 uses a mobile phone as an example for an example, but the display device is not limited to a mobile phone. Specifically, the display device may include but is not limited to a personal computer (Personal Computer, PC), a personal digital assistant ( PersonalDigital Assistant, PDA), wireless handheld devices, tablet computers (Tablet Computer), MP4 players or televisions and other electronic devices with display functions.

最后应说明的是:以上各实施例仅用以说明本发明的技术方案,而非对其限制;尽管参照前述各实施例对本发明进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分或者全部技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本发明各实施例技术方案的范围。Finally, it should be noted that: the above embodiments are only used to illustrate the technical solutions of the present invention, rather than limiting them; although the present invention has been described in detail with reference to the foregoing embodiments, those of ordinary skill in the art should understand that: It is still possible to modify the technical solutions described in the foregoing embodiments, or perform equivalent replacements for some or all of the technical features; and these modifications or replacements do not make the essence of the corresponding technical solutions deviate from the technical solutions of the various embodiments of the present invention. scope.

Claims (13)

1. a kind of display panel, it is characterised in that including switching transistor and driving transistor;
The switching transistor and the driving transistor include:
Active layer, the active layer include second in the first active layer and the driving transistor in the switching transistor Active layer;
The gate insulator being arranged on the active layer, the gate insulator include the first grid in the switching transistor Second grid insulating barrier in pole insulating barrier and the driving transistor;The first grid insulating barrier includes the first silicon nitride layer With the first silicon oxide layer, first silicon oxide layer is arranged on above first active layer, and first silicon nitride layer is set Above first silicon oxide layer;
Wherein, the second grid insulating barrier only includes the second silicon oxide layer, and the thickness of second silicon oxide layer is more than described The thickness of first silicon oxide layer;It is described or the second grid insulating barrier includes the second silicon nitride layer and the second silicon oxide layer Second silicon oxide layer is arranged on above second active layer, and second silicon nitride layer is arranged on second silicon oxide layer Side, the thickness of second silicon oxide layer are more than the thickness of first silicon oxide layer, and the thickness of second silicon nitride layer is small In the thickness of first silicon nitride layer.
2. display panel according to claim 1, it is characterised in that the second grid insulating barrier only includes the second oxidation During silicon layer, the thickness sum of the thickness of first silicon oxide layer and first silicon nitride layer is equal to second silicon oxide layer Thickness.
3. display panel according to claim 1, it is characterised in that the second grid insulating barrier includes the second silicon nitride Layer and during the second silicon oxide layer, difference between the thickness of the thickness of first silicon nitride layer and second silicon nitride layer Scope is 10nm~150nm.
4. display panel according to claim 1, it is characterised in that the second grid insulating barrier includes the second silicon nitride Layer and during the second silicon oxide layer, difference between the thickness of the thickness of second silicon oxide layer and first silicon oxide layer Scope is 10nm~150nm.
5. display panel according to claim 1, it is characterised in that the doping of channel region is dense in second active layer Degree is less than the doping concentration of channel region in first active layer.
6. display panel according to claim 5, it is characterised in that the doping of channel region is dense in second active layer Spend for 1E11/cm3~1E12/cm3
The doping concentration of channel region is 2E11/cm in first active layer3~4E12/cm3
7. display panel according to claim 5, it is characterised in that channel region and described in second active layer The dopant material of channel region is boron ion in one active layer.
8. display panel according to claim 1, it is characterised in that the switching transistor and driving transistor are also wrapped Include:
The first metal layer being arranged on the gate insulator;
The interlayer insulating film being arranged on the first metal layer;
The second metal layer being arranged on the interlayer insulating film;
Wherein, the first metal layer includes the grid in the grid and the driving transistor in the switching transistor;
The second metal layer includes source electrode and drain electrode, the source electrode in the driving transistor and leakage in the switching transistor Pole.
9. display panel according to claim 8, it is characterised in that the second grid insulating barrier only includes the second oxidation During silicon layer, the grid of the orthographic projection of the second grid insulating barrier on said display panel and the driving transistor is described Orthographic projection on display panel overlaps.
10. display panel according to claim 1, it is characterised in that first active layer and second active layer It is made using low-temperature polysilicon silicon materials.
11. display panel according to claim 1, it is characterised in that the driving transistor is N-type.
12. display panel according to claim 1, it is characterised in that the display panel also includes organic luminescence function Layer, the organic luminescence function layer include multiple organic illuminating elements.
13. a kind of display device, it is characterised in that the display device includes any described display in claim 1~12 Panel.
CN201710986159.9A 2017-10-20 2017-10-20 A display panel and display device Active CN107768385B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710986159.9A CN107768385B (en) 2017-10-20 2017-10-20 A display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710986159.9A CN107768385B (en) 2017-10-20 2017-10-20 A display panel and display device

Publications (2)

Publication Number Publication Date
CN107768385A true CN107768385A (en) 2018-03-06
CN107768385B CN107768385B (en) 2020-10-16

Family

ID=61268370

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710986159.9A Active CN107768385B (en) 2017-10-20 2017-10-20 A display panel and display device

Country Status (1)

Country Link
CN (1) CN107768385B (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020244313A1 (en) * 2019-06-06 2020-12-10 京东方科技集团股份有限公司 Array substrate and preparation method thereof, display panel, and display device
CN112740317A (en) * 2019-08-23 2021-04-30 京东方科技集团股份有限公司 Display device and method of making the same
US11404451B2 (en) 2019-08-27 2022-08-02 Boe Technology Group Co., Ltd. Electronic device substrate, manufacturing method thereof, and electronic device
US11552148B2 (en) 2015-10-15 2023-01-10 Ordos Yuansheng Optoelectronics Co., Ltd. Array substrate, manufacturing method thereof, and display apparatus
US11569482B2 (en) 2019-08-23 2023-01-31 Beijing Boe Technology Development Co., Ltd. Display panel and manufacturing method thereof, display device
US11600234B2 (en) 2015-10-15 2023-03-07 Ordos Yuansheng Optoelectronics Co., Ltd. Display substrate and driving method thereof
US11600681B2 (en) 2019-08-23 2023-03-07 Boe Technology Group Co., Ltd. Display device and manufacturing method thereof
US11783777B2 (en) 2019-08-23 2023-10-10 Boe Technology Group Co., Ltd. Pixel circuit and driving method thereof, display substrate and driving method thereof, and display apparatus
US11930664B2 (en) 2019-08-23 2024-03-12 Boe Technology Group Co., Ltd. Display device with transistors oriented in directions intersecting direction of driving transistor and manufacturing method thereof
US12029065B2 (en) 2019-08-23 2024-07-02 Boe Technology Group Co., Ltd. Display device and manufacturing method thereof and driving substrate
US12266303B2 (en) 2019-08-23 2025-04-01 Boe Technology Group Co., Ltd. Display device and manufacturing method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103715226A (en) * 2013-12-12 2014-04-09 京东方科技集团股份有限公司 OLED array substrate, preparation method thereof, display panel and display device
CN104659285A (en) * 2015-01-20 2015-05-27 深圳市华星光电技术有限公司 TFT backboard manufacturing method and structure suitable for AMOLED
CN107170784A (en) * 2017-05-25 2017-09-15 京东方科技集团股份有限公司 A kind of OLED array and preparation method thereof and OLED display

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103715226A (en) * 2013-12-12 2014-04-09 京东方科技集团股份有限公司 OLED array substrate, preparation method thereof, display panel and display device
CN104659285A (en) * 2015-01-20 2015-05-27 深圳市华星光电技术有限公司 TFT backboard manufacturing method and structure suitable for AMOLED
CN107170784A (en) * 2017-05-25 2017-09-15 京东方科技集团股份有限公司 A kind of OLED array and preparation method thereof and OLED display

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11552148B2 (en) 2015-10-15 2023-01-10 Ordos Yuansheng Optoelectronics Co., Ltd. Array substrate, manufacturing method thereof, and display apparatus
US11600234B2 (en) 2015-10-15 2023-03-07 Ordos Yuansheng Optoelectronics Co., Ltd. Display substrate and driving method thereof
US11545510B2 (en) 2019-06-06 2023-01-03 Hefei Xinsheng Optoelectronics Technology Co., Ltd. Array substrate, and production method thereof, display panel, and display apparatus
WO2020244313A1 (en) * 2019-06-06 2020-12-10 京东方科技集团股份有限公司 Array substrate and preparation method thereof, display panel, and display device
US11569482B2 (en) 2019-08-23 2023-01-31 Beijing Boe Technology Development Co., Ltd. Display panel and manufacturing method thereof, display device
CN112740317A (en) * 2019-08-23 2021-04-30 京东方科技集团股份有限公司 Display device and method of making the same
US11600681B2 (en) 2019-08-23 2023-03-07 Boe Technology Group Co., Ltd. Display device and manufacturing method thereof
CN112740317B (en) * 2019-08-23 2023-08-29 京东方科技集团股份有限公司 Display device and manufacturing method thereof
US11783777B2 (en) 2019-08-23 2023-10-10 Boe Technology Group Co., Ltd. Pixel circuit and driving method thereof, display substrate and driving method thereof, and display apparatus
US11930664B2 (en) 2019-08-23 2024-03-12 Boe Technology Group Co., Ltd. Display device with transistors oriented in directions intersecting direction of driving transistor and manufacturing method thereof
US12029065B2 (en) 2019-08-23 2024-07-02 Boe Technology Group Co., Ltd. Display device and manufacturing method thereof and driving substrate
US12120914B2 (en) 2019-08-23 2024-10-15 Boe Technology Group Co., Ltd. Display device and manufacturing method thereof
US12266303B2 (en) 2019-08-23 2025-04-01 Boe Technology Group Co., Ltd. Display device and manufacturing method thereof
US11404451B2 (en) 2019-08-27 2022-08-02 Boe Technology Group Co., Ltd. Electronic device substrate, manufacturing method thereof, and electronic device
US11749691B2 (en) 2019-08-27 2023-09-05 Boe Technology Group Co., Ltd. Electronic device substrate, manufacturing method thereof, and electronic device

Also Published As

Publication number Publication date
CN107768385B (en) 2020-10-16

Similar Documents

Publication Publication Date Title
CN107768385B (en) A display panel and display device
US10403757B2 (en) Top-gate self-aligned metal oxide semiconductor TFT and method of making the same
US10748938B2 (en) Array substrate, method of manufacturing the same and display device
CN113745253A (en) Display panel and display device
CN110648629A (en) Display panel, method for making the same, and display device
CN105390551B (en) Thin film transistor (TFT) and its manufacturing method, array substrate, display device
CN106981520A (en) Thin film transistor (TFT) and preparation method thereof, array base palte and display device
CN107275367A (en) Display device
CN105679792A (en) Organic light emitting display device
CN110752219B (en) A thin film transistor and display panel
WO2015100808A1 (en) Light-emitting apparatus provided with oxide thin-film transistor, and manufacturing method therefor
CN106920802A (en) Thin film transistor base plate and the display using the thin film transistor base plate
US20210143280A1 (en) Thin film transistor and manufacturing method thereof, array substrate, and display device
WO2023155917A1 (en) Double-gate transistor, pixel driving circuit and display panel
CN107068717A (en) Display panel and method for manufacturing the same
CN108461538A (en) Thin film transistor (TFT) and preparation method thereof and control method, display panel and device
CN111653578A (en) Thin film transistor array substrate and preparation method thereof, display panel and display device
CN107516661A (en) Display substrate, display device and manufacturing method of display substrate
CN107808885B (en) Back-channel etched oxide semiconductor TFT substrate and method of making the same
CN113809163B (en) Metal oxide transistor, display panel and display device
US20220231170A1 (en) Active element and manufacturing method thereof
CN119811306A (en) Pixel circuit, display panel and display device
CN111384071B (en) Pixel structure, array substrate, display device and manufacturing method
CN114497159A (en) Display panel and display device
CN106549041A (en) A kind of high thin film transistor (TFT) of effective power

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant